HW4

- Plan to drop, unless there's an objection.
- Distribute points evenly to other 3 HWs.
Recap from last time
**Example [p. 546]**

We start at the last statement in B and scan backwards to the beginning of B. At each statement i:

\[ x = y + z \]

in B do the following:

1) attach to statement i the information currently found in the symbol table regarding the next-use and liveness of x, y, and z.

2) In the symbol table, set x to “not live” and “no next use”.

3) In the symbol table, set y and z to “live” and the next uses of y and z to instruction i.
### Register descriptor

Assume just 3 registers are available for the sake of this example.

<table>
<thead>
<tr>
<th>R1</th>
<th>R2</th>
<th>R3</th>
</tr>
</thead>
</table>

### Address descriptor

Variables t, u, and v are compiler-generated temporary variables.

- \( t = a - b \)
- \( u = a - c \)
- \( v = t + u \)
- \( a = d \)
- \( d = v + u \)
\[ t = a - b \]

- \( a \) is already in \( R1 \), so no load needed.
- \( t \) is used later, so don't overwrite \( R2 \).
- Load \( c \) into \( R3 \).
- Put result into \( R1 \) since \( a \) is not needed again in this block.

\[ u = a - c \]

- LD \( R3, c \)
- SUB \( R1, R1, R3 \)
(continuing from last time)
\[
t = a - b
\]

LD R1, a
LD R2, b
SUB R2, R1, R2

\[
u = a - c
\]

LD R3, c
SUB R1, R1, R3

\[
v = t + u
\]

ADD R3, R2, R1
\[
t = a - b
\]

LD R1, a  
LD R2, b  
SUB R2, R1, R2

\[
u = a -\]

Perform addition, putting the result into R3; c is no longer needed in this block.

\[
v = t + u
\]

ADD R3, R2, R1
Same state as at end of previous slide
<table>
<thead>
<tr>
<th>R1</th>
<th>R2</th>
<th>R3</th>
</tr>
</thead>
<tbody>
<tr>
<td>u</td>
<td>t</td>
<td>v</td>
</tr>
</tbody>
</table>

\[ a = d \]  

LD R2, d
Load d into R2, attach a to R2 as well.
\[
\begin{array}{ccc}
R1 & R2 & R3 \\
u & t & v \\
a = d \\
\end{array}
\]

\[
\begin{array}{cccccccc}
a & b & c & d & t & u & v \\
a & b & c & d & R2 & R1 & R3 \\
\end{array}
\]

\[
\begin{array}{ccc}
R1 & R2 & R3 \\
u & a,d & v \\
d = v + u \\
\end{array}
\]

\[
\begin{array}{cccccccc}
a & b & c & d \\
R2 & b & c & d,R2 & R1 & R3 \\
\end{array}
\]

\[
\begin{array}{ccc}
R1 & R2 & R3 \\
\end{array}
\]

\[
\begin{array}{cccccccc}
ADD R1, R3, R1 \\
\end{array}
\]
<table>
<thead>
<tr>
<th>R1</th>
<th>R2</th>
<th>R3</th>
</tr>
</thead>
<tbody>
<tr>
<td>u</td>
<td>t</td>
<td>v</td>
</tr>
</tbody>
</table>

\[ a = d \]

<table>
<thead>
<tr>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>t</th>
<th>u</th>
<th>v</th>
</tr>
</thead>
<tbody>
<tr>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
<td>R2</td>
<td>R1</td>
<td>R3</td>
</tr>
</tbody>
</table>

LD R2, d

<table>
<thead>
<tr>
<th>R1</th>
<th>R2</th>
<th>R3</th>
</tr>
</thead>
<tbody>
<tr>
<td>u</td>
<td>a,d</td>
<td>v</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>t</th>
<th>u</th>
<th>v</th>
</tr>
</thead>
<tbody>
<tr>
<td>R2</td>
<td>b</td>
<td>c</td>
<td>d,R2</td>
<td>R1</td>
<td>R3</td>
<td></td>
</tr>
</tbody>
</table>

\[ d = v + u \]

<table>
<thead>
<tr>
<th>R1</th>
<th>R2</th>
<th>R3</th>
</tr>
</thead>
<tbody>
<tr>
<td>d</td>
<td>a</td>
<td>v</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>t</th>
<th>u</th>
<th>v</th>
</tr>
</thead>
<tbody>
<tr>
<td>R2</td>
<td>b</td>
<td>c</td>
<td>R1</td>
<td>R3</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

ADD R1, R3, R1

u and v are in registers, so no loads needed.

Cannot destroy a (exists only in R2) without storing back to memory, so use R1 for result.

Move d to R1 from R2.
\[
\begin{array}{llll}
\text{R1} & \text{R2} & \text{R3} & \text{a, b, c, d, t, u, v} \\
\text{u} & \text{t} & \text{v} & \\
\end{array}
\]

\[
\begin{array}{llll}
\text{a = d} & \\
\text{R1} & \text{R2} & \text{R3} & \text{a, b, c, d, t, u, v} \\
\text{u} & \text{a, d} & \text{v} & \\
\end{array}
\]

\[
\begin{array}{llll}
\text{d = v + u} & \\
\text{R1} & \text{R2} & \text{R3} & \text{a, b, c, d, t, u, v} \\
\text{d} & \text{a} & \text{v} & \\
\end{array}
\]

\[
\begin{array}{llll}
\text{exit} & \\
\text{R1} & \text{R2} & \text{R3} & \text{a, b, c, d, t, u, v} \\
\end{array}
\]

\[
\begin{array}{llll}
\text{LD R2, d} & \\
\text{R1} & \text{R2} & \text{R3} & \text{a, b, c, d, t, u, v} \\
\text{R2} & \text{b} & \text{c} & \text{d, R2} \\
\end{array}
\]

\[
\begin{array}{llll}
\text{ADD R1, R3, R1} & \\
\text{R1} & \text{R2} & \text{R3} & \text{a, b, c, d, t, u, v} \\
\text{R2} & \text{b} & \text{c} & \text{R1} \\
\end{array}
\]

\[
\begin{array}{llll}
\text{ST a, R2} & \\
\text{ST d, R1} & \\
\end{array}
\]
We're at the end of the block. Make sure that values of R1 and R2 are stored back to memory (d and a respectively). Value of R3 can be lost - it is a temporary of only this block.

<table>
<thead>
<tr>
<th>R1</th>
<th>R2</th>
<th>R3</th>
</tr>
</thead>
<tbody>
<tr>
<td>u</td>
<td>t</td>
<td>v</td>
</tr>
<tr>
<td>a</td>
<td>b</td>
<td>c</td>
</tr>
</tbody>
</table>

\[ a = d \]

<table>
<thead>
<tr>
<th>R1</th>
<th>R2</th>
<th>R3</th>
</tr>
</thead>
<tbody>
<tr>
<td>R2</td>
<td>b</td>
<td>c</td>
</tr>
<tr>
<td>R3</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\[ d = v + u \]

<table>
<thead>
<tr>
<th>R1</th>
<th>R2</th>
<th>R3</th>
</tr>
</thead>
<tbody>
<tr>
<td>d</td>
<td>a</td>
<td>v</td>
</tr>
<tr>
<td>R2</td>
<td>b</td>
<td>c</td>
</tr>
<tr>
<td>R3</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

exit

<table>
<thead>
<tr>
<th>R1</th>
<th>R2</th>
<th>R3</th>
</tr>
</thead>
<tbody>
<tr>
<td>d</td>
<td>a</td>
<td>v</td>
</tr>
<tr>
<td>a</td>
<td>b</td>
<td>c</td>
</tr>
<tr>
<td>R3</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

ST a, R2
ST d, R1
Phases of a compiler

Target machine code generation

Figure 1.6, page 5 of text
getReg function

\[ x = y \, \text{op} \, z \]

How do we do this?
getReg function
\[ x = y \text{ op } z \]

"1. If y is currently in a register, pick a register already containing y as Ry. Do not issue a machine instruction to load this register, as none is needed.

2. If y is not in a register, but there is a register currently empty, pick one such register as Ry. [LD Ry, y]"
3. The difficult case occurs when y is not in a register, and there is no register that is currently empty. We need to pick one of the allowable registers anyway, and we need to make it safe to reuse. Let R be a candidate register, and suppose v is one of the variables that the register descriptor for R says is in R. We need to make sure that v's value either is not really needed, or that there is somewhere else we can go to get the value of v. The possibilities are:
getReg function

\[ x = y \text{ op } z \]

(a) If the address descriptor for \( v \) says that \( v \) is somewhere else besides \( R \), then we are OK.
getReg function

\[ x = y \text{ op } z \]

(b) If \( v \) is \( x \), the variable being computed by instruction I, and \( x \) is not also one of the other operands of instruction I (\( z \) in this example), then we are OK. The reason is that in this case we know this value of \( x \) is never again going to be used, so we are free to ignore it.
getReg function

\[ x = y \text{ op } z \]

(c) Otherwise, if \( v \) is not used later (that is, after the instruction I, there are no further uses of \( v \), and if \( v \) is live on exit from the block, then \( v \) is recomputed within the block), then we are OK.
getReg function

\[ x = y \text{ op } z \]

(d) If we are not OK by one of the first three cases, then we need to generate the store instruction \text{ST } v, R to place a copy of \( v \) in its own memory location. This operation is called a spill.” [p. 647-648]
getReg function

\[ x = y \text{ op } z \]

Repeat the above (a) - (d) steps for each variable \( v \) currently in \( R \).

Let the score of \( R \) be the number of ST instructions generated. Choose the \( R \) with lowest score to actually use.
getReg function

\[ x = y \text{ op } z \]

We also need a register for the result, Rx. "The issues and options are almost as for y, so we shall only mention the differences.

1. Since a new value of x is being computed, a register that holds only x is always an acceptable choice for Rx. This statement holds even if x is one of y and z, since our machine instructions allow two registers to be the same in one instruction.
2. If $y$ is not used after instruction I, in the sense described for variable $v$ in item (3c), and $R_y$ holds only $y$ after being loaded, if necessary then $R_y$ can also be used as $R_x$. A similar option holds regarding $z$ and $R_z$.” [p. 548]
Phases of a compiler

Figure 1.6, page 5 of text

x86-64 assembly
gcc -fno-asynchronous-unwind-tables -O0 -S foo.c