Phases of a compiler

Figure 1.6, page 5 of text

Target machine code generation
Basic Blocks
&
Flow Graphs
Basic blocks and flow graphs

- To help us analyze the intermediate code we will group instructions from our program into "basic blocks".
A basic block is a “maximal sequence of consecutive three-address instructions with the properties that,

a) the flow of control can only enter the basic block through the first instruction in the block [..]

b) control will leave the block without halting or branching, except possibly at the last instruction in the block”
"The basic blocks become the nodes of a flow graph, whose edges indicate which blocks can follow which other blocks."

[p 526]
Partitioning IR into BB

"Algorithm 8.5 [p. 526]
INPUT: a sequence B of three-address instructions.
OUTPUT: a list of basic blocks for B, in which each instruction is assigned to exactly one basic block
METHOD: First, find leaders (see below). For each leader, its basic block consists of itself and all instructions up to but not including the next leader, or the end of the intermediate program." [lightly edited from original]

"The rules for finding leaders are:
1) The first three address instruction (3AI) in the intermediate code is a leader.
2) Any instruction that is the target of a (conditional or unconditional) jump is a leader.
3) Any instruction that immediately follows a (conditional or unconditional) jump is a leader." [lightly edited from original]
for (i=1; i<=10; i=i+1) {
    for (j=1; j<=10; j=j+1) {
        a[i,j] = 0.0;
    }
}
for (i=1; i<=10; i=i+1) {
    a[i,i] = 1.0;
}

This code initializes a 10x10 real matrix to the identity matrix (1's along the main diagonal).

Assumptions:
matrix is of size 10x10 containing reals
a real occupies 8 bytes
matrix is stored in row-major form (see p. 382)
A possible three-address code translation of the high-level program.
Identifying leaders

1. first instruction

Leaders are:

1) $i = 1$
2) $j = 1$
3) $t_1 = 10 \times i$
4) $t_2 = t_1 + j$
5) $t_3 = 8 \times t_2$
6) $t_4 = t_3 - 88$
7) $a[t_4] = 0.0$
8) $j = j + 1$
9) if $j <= 10$ goto (3)
10) $i = i + 1$
11) if $i <= 10$ goto (2)
12) $i = 1$
13) $t_5 = i - 1$
14) $t_6 = 88 \times t_5$
15) $a[t_6] = 1.0$
16) $i = i + 1$
17) if $i <= 10$ goto (13)
Identifying leaders

L 1) i = 1
L 2) j = 1
L 3) t1 = 10 * i
4) t2 = t1 + j
5) t3 = 8 * t2
6) t4 = t3 - 88
7) a[t4] = 0.0
8) j = j + 1
9) if j <= 10 goto (3)
10)i = i + 1
11)if i <= 10 goto (2)
12)i = 1
L 13)t5 = i - 1
14)t6 = 88 * t5
15)a[t6] = 1.0
16)i = i + 1
17)if i <= 10 goto (13)

Leaders are:
1. first instruction
2. the target of any jump
Identifying leaders

1. First instruction
2. The target of any jump
3. The instruction immediately after any jump
8.4.3 Flow Graphs

Each basic block is a node in the flow graph.

There is an edge between blocks B and C of the flow graph if:

1. there is a (conditional or unconditional) jump from the end of B to the start of C, or
2. C immediately follows B and B does not end with an unconditional jump.
Terminology

- B is a predecessor of C
- C is a successor of B
Flow Graph
Figure 8.9 [p. 530]

Entry and exit nodes added.

Jump targets replaced by block names.
"Knowing when the value of a variable will be used next is essential for generating good code. If the value of a variable that is currently in a register will never be referenced subsequently, then that register can be assigned to another variable."
8.4.2 Liveness and next-use

\[ i: \quad x = \ldots \]

\[ \ldots \quad \text{assuming there are no assignments to } x \text{ between } i \text{ and } j \]

\[ j: \quad \ldots = x \text{ op } \ldots \]

If statement \( j \) uses \( x \), then \( x \) is live at \( i \). Since we need the value of \( x \) we should try to keep it in a register.
8.4.2 Liveness and next-use

\[
i: \quad \ldots \ x \ \ldots \quad \text{assuming there is no use of } x \text{ between } i \text{ and } j
\]

\[
j: \quad x = \ldots
\]

Statement \( j \) overwrites old value of \( x \); we say \( x \) is dead at \( I \). This means we need not preserve that value in a register.
Algorithm 8.7 [p. 528]
Determining the liveness and next-use information for each statement in a basic block.

INPUT: A basic block B of three address instructions. Assume the symbol table initially shows all non-temporary variables in B as being live on exit.

OUTPUT: At each statement i: x = y + z in B, we attach to i the liveness and next-use information for x, y, and z.

METHOD: We start at the last statement in B and scan backwards to the beginning of B. At each statement i: x = y + z in B do the following:
1) attach to statement i the information currently found in the symbol table regarding the next-use and liveness of x, y, and z.
2) In the symbol table, set x to "not live" and "no next use".
3) In the symbol table, set y and z to "live" and the next uses of y and z to instruction i.

Note: this instruction specifically, but instructions of the form x = y op z, x = op y, or x = y.
Code Transformations on basic blocks

- Local optimizations can be performed on code inside basic blocks.
- Represent code inside a basic block as a DAG.
- The basic blocks will themselves be connected to form a flow graph.
Constructing DAG for basic blocks [p. 533]

1. For each variable in the block, create a node representing the variable's initial value.

2. For each statement $s$ in the block, create a node $N$.

"The children of $N$ are those nodes corresponding to statements that are the last definitions, prior to $s$, of the operands used by $s."
Constructing DAG for basic blocks

3. For each node representing a statement, label it with the operator applied.

4. For each node representing a statement, attach a list of the variables for which it is the last definition within the block.
Constructing DAG for basic blocks

5. For each node representing a statement, its children are the nodes that are the last definitions of the operands used in the statement.

6. Identify as output nodes those whose variables are live on exit from the block ("their values may be used later, in another block of the flow graph")
Example 8.10 [p. 534]

1) \( a = b + c \)
2) \( b = a - d \)
3) \( c = b + c \)
4) \( d = a - d \)
Example 8.10 [p. 534]

1) \( a = b + c \)
2) \( b = a - d \)
3) \( c = b + c \)
4) \( d = a - d \)

Apply the "value-number" method from section 6.1.1

1. For each variable in the block, create a node representing the variable's initial value.
Example 8.10 [p. 534]

Apply the "value-number" method from section 6.1.1

2. For each statement \( s \) in the block, create a node \( N \).

3. For each node representing a statement, label it with the operator applied.

4. For each node representing a statement, attach a list of the variables for which it is the last definition within the block.

1) \( a = b + c \)
2) \( b = a - d \)
3) \( c = b + c \)
4) \( d = a - d \)
Example 8.10 [p. 534]

Apply the "value-number" method from section 6.1.1

1) \( a = b + c \)
2) \( b = a - d \)
3) \( c = b + c \)
4) \( d = a - d \)
Example 8.10 [p. 534]

Apply the "value-number" method from section 6.1.1

1) \[a = b + c\]
2) \[b = a - d\]
3) \[c = b + c\]
4) \[d = a - d\]
Example 8.10 [p. 534]

Apply the "value-number" method from section 6.1.1

1) \( a = b + c \)
2) \( b = a - d \)
3) \( c = b + c \)
4) \( d = a - d \)
Example 8.10 [p. 534]

If $b$ is live on exit:

1) $a = b + c$
2) $b = a - d$
3) $c = b + c$
4) $d = b$

Diagram:
Example 8.10 [p. 534]

If $b$ is not live on exit:

1) $a = b + c$
2) $d = a - d$
3) $c = d + c$
8.6 A Simple Code Generator [p. 542]

- algorithm focuses on generation of code for a single basic block
- generates code for each three address code instruction
- manages register allocations/assignment to avoid redundant loads/stores
Principal uses of registers

- operator operands must be in registers
- temporaries needed within block
- variables that span multiple blocks
- stack pointer
- function arguments
"We [...] assume that for each operator, there is exactly one machine instruction that takes the necessary operands in registers and performs that operation, leaving the result in a register. The machine instructions are of the form:

- \textit{LD} reg, mem
- \textit{ST} mem, reg
- \textit{OP} reg, reg, reg" [p. 543]

\begin{itemize}
  \item \texttt{movl \, MEM, \, REG} \\
  \texttt{movl \, REG, \, MEM} \\
  \texttt{addl \, REG, \, REG}
\end{itemize}
8.6.1 Register and Address Descriptors

A three-address instruction of the form:

\[ v = a \text{ op } b \]

we generate:

- \text{LD Rx, a}
- \text{LD Ry, b}
- \text{OP Rx, Rx, Ry}
- \text{ST Rx, v}
8.6.1 Register and Address Descriptors

A three-address instruction of the form:

\[ v = a \, \text{op} \, b \]

we generate:

- \( \text{LD } Rx, a \)
- \( \text{LD } Ry, b \)
- \( \text{OP } Rx, Rx, Ry \)
- \( \text{ST } Rx, v \)

where \( a, b, \) and \( v \) are int

\[ v = a + b \]

\text{x86 asm}

\begin{align*}
\text{movl} & \quad -4(\%rbp), \ %edx \\
\text{movl} & \quad -8(\%rbp), \ %eax \\
\text{addl} & \quad %edx, %eax \\
\text{movl} & \quad %eax, -12(\%rbp)
\end{align*}