## CSE 443 Compilers

## Dr. Carl Alphonce alphonce@buffalo.edu 343 Davis Hall

© 2021 Carl Alphonce - Reproduction of this material is prohibited without the author's consent

target-machine code

| $a$ | $b$ | $c$ | $d$ | $k$ | $u$ | $v$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |

Register descriptor
Assume just 3 registers are available for the sake of this

Address descriptor
Variables $k, u$, and $v$ are compilergenerated temporary variables.

$$
\begin{aligned}
& \mathrm{t}=\mathrm{a}-\mathrm{b} \\
& \mathrm{u}=\mathrm{a}-\mathrm{c} \\
& \mathrm{v}=\mathrm{t}+\mathrm{u} \\
& \mathrm{a}=\mathrm{d} \\
& \mathrm{~d}=\mathrm{v}+\mathrm{u}
\end{aligned}
$$

© 2021 Carl Alphonce - Reproduction of this material is prohibited without the author's consent

$$
\begin{array}{|l|l|}
\hline \text { R1 } & R 2 \\
& R 3 \\
\hline t=a-b \\
u=a-c \\
v=t+u \\
a=d \\
d=v+u
\end{array}
$$



| $a$ | $b$ | $c$ | $d$ | $t$ | $u$ | $v$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $a$ | $b$ | $c$ | $d$ |  |  |  |

At start of block, assume the values of variables $a, b, c$, and $d$ are in main memory.

Variables $t, u$, and $v$ are compilergenerated temporary variables.

| $R 1$ | $R 2$ | $R 3$ |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $a$ |  |  | $b$ | $c$ | $d$ | $t$ | $u$ | $v$ |
| $a$ | $b$ | $c$ | $d$ |  |  |  |  |  |

$$
\begin{array}{ll}
t=a-b & \text { LD R1, a } \\
& \text { LD R2, b } \\
& \text { SUB R2, R1, R2 }
\end{array}
$$



| R1 | R2 | R3 |
| :--- | :--- | :--- |
|  |  |  |


| $a$ | $b$ | $c$ | $d$ | $t$ | $u$ | $v$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $a$ | $b$ | $c$ | $d$ |  |  |  |

$$
t=a-b
$$

LD R1, a
LD R2, b
SUB R2, R1, R2

© 2021 Carl Alphonce - Reproduction of this material is prohibited without the author's consent

| $R 1$ | $R 2$ | $R 3$ |
| :--- | :--- | :--- |
|  |  |  |


| $a$ | $b$ | $c$ | $d$ | $c$ | $u$ | $v$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $a$ | $b$ | $c$ | $d$ |  |  |  |

$$
t=a-b
$$

LD R1, a
LD R2, b
SUB R2, R1, R2

| $R 1$ | $R 2$ | $R 3$ |
| :--- | :--- | :--- |
| $a$ | $\varepsilon$ |  |


| $a$ | $b$ | $c$ | $d$ | $c$ | $u$ | $v$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $a, R 1$ | $b$ | $c$ | $d$ | $R 2$ |  |  |

No
registers are in use - pick the first
two available for a and b. Choose to put $t$ in R2 because $b$ is not used again in this

$$
1: t=a-b \left\lvert\, L \begin{aligned}
& L \\
& 2
\end{aligned}\right.
$$

© 2021 Carl Alphonce - Reproduction of this material is prohibited without the author's consent

| $R 1$ | $R 2$ | $R 3$ |
| :--- | :--- | :--- |
|  |  |  |


| $a$ | $b$ | $c$ | $d$ | $c$ | $u$ | $v$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $a$ | $b$ | $c$ | $d$ |  |  |  |

$$
t=a-b
$$

LD R1, a
LD R2, b
SUB R2, R1, R2

| $R 1$ | $R 2$ | $R 3$ |
| :---: | :---: | :---: |
| $a$ | $k$ |  |


| $a$ | $b$ | $c$ | $d$ | $k$ | $u$ | $v$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $a, R 1$ | $b$ | $c$ | $d$ | $R 2$ |  |  |

$$
\mathrm{u}=\mathrm{a}-\mathrm{c}
$$

LD R3, C
SUB R1, R1, R3

© 2021 Carl Alphonce - Reproduction of this material is prohibited without the author's consent

© 2021 Carl Alphonce - Reproduction of this material is prohibited without the author's consent

| $R 1$ | $R 2$ | $R 3$ |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $a$ | $b$ | $c$ | $d$ | $b$ | $u$ | $v$ |
| $a$ | $b$ | $c$ | $d$ |  |  |  |

$$
\begin{array}{ll}
t=a-b & \text { LD R1, } a \\
& \text { LD R2, b } \\
& \text { SUB R2, R1, R2 }
\end{array}
$$

| R1 | R2 | R3 |
| :---: | :---: | :---: |
| $a$ | $t$ |  |


| $a$ | $b$ | $c$ | $d$ | $t$ | $u$ | $v$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $a, R 1$ | $b$ | $c$ | $d$ | $R 2$ |  |  |

$$
\begin{array}{ll}
u=a-c & \text { LD R3, c } \\
& \text { SUB R1, R1, R3 }
\end{array}
$$

| $R 1$ | $R 2$ | $R 3$ |
| :---: | :---: | :---: |
| $u$ | $t$ | $c$ |


| $a$ | $b$ | $c$ | $d$ | $t$ | $u$ | $v$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $a$ | $b$ | $c, R 3$ | $d$ | $R 2$ | $R 1$ |  |

$$
v=t+u
$$

ADD R3, R2, R1
$a b c d \in u v$

$$
3: v=t+u
$$

| $L$ | $L$ |
| :--- | :--- |
| $S$ | $G$ |

(C) 2021 Carl Alphonce - Reproduction of this material is prohibited without the author's consent

| $R 1$ | $R 2$ | $R 3$ |
| :--- | :--- | :--- |
|  |  |  |


| $a$ | $b$ | $c$ | $d$ | $c$ | $u$ | $v$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $a$ | $b$ | $c$ | $d$ |  |  |  |

$$
t=a-b
$$

LD R1, a
LD R2, b
SUB R2, R1, R2

© 2021 Carl Alphonce - Reproduction of this material is prohibited without the author's consent

| $R 1$ | $R 2$ | $R 3$ |
| :---: | :---: | :---: |
| $u$ | $t$ | $v$ |


| $a$ | $b$ | $c$ | $d$ | $b$ | $u$ | $v$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $a$ | $b$ | $c$ | $d$ | $R 2$ | $R 1$ | $R 3$ |

Same state as at end of previous slide

$$
3: v=t+u
$$

| $R 1$ | $R 2$ | $R 3$ |
| :---: | :---: | :---: |
| $u$ | $k$ | $v$ |


| $a$ | $b$ | $c$ | $d$ | $c$ | $u$ | $v$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $a$ | $b$ | $c$ | $d$ | $R 2$ | $R 1$ | $R 3$ |

$a=d$
LD R2, d

© 2021 Carl Alphonce - Reproduction of this material is prohibited without the author's consent

| $R 1$ | $R 2$ | $R 3$ |
| :---: | :---: | :---: |
| $u$ | $t$ | $v$ |


| $a$ | $b$ | $c$ | $d$ | $c$ | $u$ | $v$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $a$ | $b$ | $c$ | $d$ | $R 2$ | $R 1$ | $R 3$ |

$a=d$
LD R2, d

| $R 1$ | $R 2$ | $R 3$ |
| :---: | :---: | :---: |
| $u$ | $a, d$ | $v$ |


| $a$ | $b$ | $c$ | $d$ | $c$ | $u$ | $v$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $R 2$ | $b$ | $c$ | $d, R 2$ |  | $R 1$ | $R 3$ |

Load d into R2, attach a to R2 as well.

© 2021 Carl Alphonce - Reproduction of this material is prohibited without the author's consent

| $R 1$ | $R 2$ | $R 3$ |
| :---: | :---: | :---: |
| $u$ | $k$ | $v$ |


| $a$ | $b$ | $c$ | $d$ | $c$ | $u$ | $v$ |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| $a$ | $b$ | $c$ | $d$ | $R 2$ | $R 1$ | $R 3$ |

$$
a=d
$$

LD R2, d

| $R 1$ | $R 2$ | $R 3$ |
| :--- | :---: | :---: |
| $u$ | $a, d$ | $v$ |


| $a$ | $b$ | $c$ | $d$ | $k$ | $u$ | $v$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $R 2$ | $b$ | $c$ | $d, R 2$ |  | $R 1$ | $R 3$ |

$$
d=v+u
$$

ADD R1, R3, RI
$a \quad b \quad c \quad d \quad k \quad u$

$$
5: d=v+u
$$

$L$
(0) 2021 Carl Alphonce - Reproduction of this material is prohibited without the author's consent

| $R 1$ | $R 2$ | $R 3$ |
| :---: | :---: | :---: |
| $u$ | $k$ | $v$ |


| $a$ | $b$ | $c$ | $d$ | $c$ | $u$ | $v$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $a$ | $b$ | $c$ | $d$ | $R 2$ | $R 1$ | $R 3$ |

$$
a=d
$$

LD R2, d

| $R 1$ | $R 2$ | $R 3$ |
| :---: | :---: | :---: |
| $u$ | $a, d$ | $v$ |


| $a$ | $b$ | $c$ | $d$ | $c$ | $u$ |
| :---: | :---: | :---: | :---: | :---: | :---: |


| $d=v+u$ |
| :--- |
| $R 1$ |
| $R 2$ |

ADD R1, R3, R1

| $a$ | $b$ | $c$ | $d$ | $c$ | $u$ | $v$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $R 2$ | $b$ | $c$ | $R 1$ |  |  | $R 3$ |

$u$ and $v$ are in
registers, so no loads needed. Cannot destroy a (exists only in R2) without $a \quad b \quad c \quad d \quad k \quad u$ storing back to memory, so use R1 for result. Move d to R1 from R2.
rial is prohibited without the author's consent

| $R 1$ | $R 2$ | $R 3$ |
| :---: | :---: | :---: |
| $u$ | $t$ | $v$ |


| $a$ | $b$ | $c$ | $d$ | $c$ | $u$ | $v$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $a$ | $b$ | $c$ | $d$ | $R 2$ | $R 1$ | $R 3$ |

$$
a=d
$$

LD R2, d

| $R 1$ | $R 2$ | $R 3$ |
| :---: | :---: | :---: |
| $u$ | $a, d$ | $v$ |


| $a$ | $b$ | $c$ | $d$ | $k$ | $u$ | $v$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $R 2$ | $b$ | $c$ | $d, R 2$ |  | $R 1$ | $R 3$ |

$$
\begin{aligned}
& d=v+u \\
& \hline R 1
\end{aligned} R_{2}: R_{2}
$$

ADD R1, R3, R1

| $a$ | $b$ | $c$ | $d$ | $k$ | $u$ | $v$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $R 2$ | $b$ | $c$ | $R 1$ |  |  | $R 3$ |

exit
ST a, R2
ST d, R1
© 2021 Carl Alphonce - Reproduction of this material is prohibited without the author's consent
$\left.\begin{array}{|c|c|c|c|c|c|c|c|c|}\hline R 1 & R 2 & R 3 & a & b & c & d & c & u\end{array}\right] v$
© 2021 Carl Alphonce - Reproduction of this material is prohibited without the author's consent

> gekReg function $x=y$ op $z$

## How do we do this?

getreg function

$$
x=y \circ p z
$$

"1. If $y$ is currently in a register, pick a register already containing $y$ as Ry. Do not issue a machine instruction to load this register, as none is needed.
2. If $y$ is not in a register, but there is a register currently empty, pick one such register as Ry. [LD Ry, y]
(0) 2021 Carl Alphonce - Reproduction of this material is prohibited without the author's consent
getreg function

$$
x=y \text { op } z
$$

3. The difficult case occurs when $y$ is not in a register, and there is no register that is currently empty. We need to pick one of the allowable registers anyway, and we need to make it safe to reuse. Let $R$ be a candidate register, and suppose $v$ is one of the variables that the register descriptor for $R$ says is in $R$. We need to make sure that v's value either is not really needed, or that there is somewhere else we can go to get the value of $v$. The possibilities are:
(0) 2021 Carl Alphonce - Reproduction of this material is prohibited without the author's consent

## getreg function <br> $$
x=y o p z
$$

(a) If the address descriptor for $v$ says that $v$ is somewhere else besides $R$, then we are OK.
getReg function

$$
x=y \text { op } z
$$

(b) If $v$ is $x$, the variable being computed by instruction $I$, and $x$ is not also one of the other operands of instruction I ( $z$ in this example), then we are OK. The reason is that in this case we know this value of $x$ is never again going to be used, so we are free to ignore it.
© 2021 Carl Alphonce - Reproduction of this material is prohibited without the author's consent

$$
\begin{gathered}
\text { getreg function } \\
x=y \text { op } z
\end{gathered}
$$

(c) Otherwise, if $v$ is not used laker (Chat is, after the instruction I, there are no further uses of $v$, and if $v$ is live on exit from the block, then $v$ is recomputed within the block), then we are $O K$.

## gelkeg function <br> $$
x=y o p z
$$

(d) If we are not OK by one of the first three cases, then we need to generate the store instruction ST V, R to place a copy of $v$ in its own memory location. This operation is called a spill." [p. 647-648]

$$
\begin{gathered}
\text { getReg function } \\
x=y \text { op } z
\end{gathered}
$$

Repeat the above (a) - (d) steps for each variable $v$ currently in $R$.

Let the score of $R$ be the number of $S T$ instructions generated. Choose the $R$ with lowest score to actually use.
getreg function

$$
x=y \circ p z
$$

We also need a register for the result, $R x$. "The issues and options are almost as for $y$, so we shall only mention the differences.

1. Since a new value of $x$ is being computed, a register that holds only $x$ is always an acceptable choice for $R x$. This statement holds even if $x$ is one of $y$ and $z$, since our machine instructions allow kw registers to be the same in one instruction.
© 2021 Carl Alphonce - Reproduction of this material is prohibited without the author's consent
getReg function

$$
x=y \circ p z
$$

2. If $y$ is not used after instruction I, in the sense described for variable $v$ in ikem (Bc), and Ry holds only y after being loaded, if necessary then Ry can also be used as Rx. A similar option holds regarding $z$ and $R z$." [p. 648]

# godbolk.org 

| \$ Output.... | Y Filter... |
| :---: | :---: |
| $\square$ Compile to binary |  |
| $\square$ Execute the code |  |
| $\square$ Intel asm syntax |  |
| $\checkmark$ Demangle | identifiers |

## cerf.cse.buffalo.edu <br> gcc -fno-asynchronous-unwind-tables -00 -S foo.c

(C) 2021 Carl Alphonce - Reproduction of this material is prohibited without the author's consent

