COMPLETS

Dr. Carl Alphonce alphonce@buffalo.edu 343 Davis Hall



© 2021 Carl Alphonce - Reproduction

R1	R2	R3	a	b	C	d	Ŀ	u	V

Register descriptor

Assume just 3 registers are available for the sake of this example.

Address descriptor

Variables t, u, and v are compilergenerated temporary variables.

$$t = a - b$$

 $u = a - c$
 $v = t + u$
 $a = d$
 $d = v + u$

R1	R2	R3	a	b	С	d	Ŀ	u	V
			a	Ь	C	d			

$$t = a - b$$

 $u = a - c$
 $v = t + u$
 $a = d$
 $d = v + u$

At start of block, assume the values of variables a, b, c, and d are in main memory.

Variables t, u, and v are compilergenerated temporary variables.

R1	R2	R3	a	b	C	d	Ŀ	u	V
			a	Ь	С	d			

t = a - b

LD R1, a LD R2, b SUB R2, R1, R2

	a	b	С	d	Ŀ	u	V
1:t = a - b	L 2	L			L		
2:u = a - c	D		L			L 3	
3:v = t + u						L	L
4:a = d	L			D			
5:d = v + u				L			

R1	R2	R3	a	b	C	d	Ŀ	u	V
			a	Ь	С	d			

t = a - b

LD R1, a LD R2, b SUB R2, R1, R2





R1	R2	R3	a	Ь	С	d	Ŀ	ч	V			
			a	Ь	C	d						
t = a	t = a - b LD R1, a LD R2, b SUB R2, R1, R2											
R1	R2	R3	a	Ь	С	d	Ŀ	u	V			
a	Ŀ		a, R1	Ь	C	d	R2					
u = a	- C		LD R3, SUB R1	с , R1,	R3							



R1	R2	R3	a	þ	с	d	Ŀ	u		V	
		- management						The second second second second			
		and the second se	a is	already	y in R1,	so no	load	- The second	Name of the other states of the other		
t = a	- b				needed	ů.				No. A Real of the second se	
			t is used	d Later,	so don	't over	write	R2.			
	and the second			Load	d c into	R3.					
R1	R2	Put r	esult in	to R1 s	ince a i	s not i	neede	d agair	1	V	
	<u>.</u>			in	this blo	ck.			~		
a	C		03	Normania and the second se	1						
u = a	– C		LD R3,	С							
			SUB R1	L, R1,	R3						
R1	R2	R3	a	b	C	d	Ŀ	u		V	
u	Ŀ	С	a	b	c, R3	d	R2	R1			
							a b	c d			1
					· John College and Paralam State						
				2	1 - 2			5		L	
					л — а	- L	D	L .		3	

R1	R2	R3	a	Ь	с	d	Ŀ	u	V
			a	b	с	d			
t = a	- b		LD R1, LD R2, SUB R2	a b , R1,	R2				
R1	R2	R3	a	b	C	d	Ŀ	u	V
a	Ŀ		a, R1	Ь	C	d	R2		
u = a	- C		LD R3, SUB R1	с , R1,	R3				
R1	R2	R3	a	Ь	C	d	Ŀ	u	\checkmark
u	ŀ	С	a	b	c, R3	d	R2	R1	
v = t	+ u		ADD R3	, R2,	R1		a b e	c d ł	u v
				3:	v = t	+ U			L L 5 5

R1	R2	R3	a	b	с	d	Ŀ	u	V
			a	Ь	с	d			
t = a	– b		LD R1 LD R2 SUB R2	, a , b 2, R1,	R2				
R1	R2	R3	Mertilite Containing and Containing					UL	V
a	Ŀ	tana	d u are	already	y in regi	isters -	no loo	ds	
u = a	- (P	erform	addition Longe	n, puttin er need	eeded. ng the r led in th	esult iv nis bloc	nto R3; ck.	c is no	
R1	R2	Kar						u	V
u	Ŀ	c	a	Ъ	c, R3	d	R2	R1	
v = t	+ u		ADD R	3, R2,	R1				
R1	R2	R3	a	Ь	C	d	Ŀ	u	V
u	Ŀ	V	a	Ь	с	d	R2	R1	R3



R1	R2	R3	a	b	C	d	Ŀ	u	V
u	Ŀ	V	a	b	C	d	R2	R1	R3

a = d LD R2, d





R1	R2	R3	a	b	C	d	Ŀ	ч	V
u	Ŀ	\checkmark	a	Ь	С	d	R2	R1	R3
a = d			LD R2	, d					
R1	R2	R3	a	Ь	С	d	Ŀ	u	V
u	a,d	\checkmark	R2	Ь	С	d,R2		R1	R3
d = v	+ u		ADD R	1, R3,	R1				1

a b c d t u v5:d = v + u L

R1	R2	R3	a	b	C	d	Ŀ	u	V		
u	Ŀ	V	a	þ	C	d	R2	R1	R3		
a = d			LD R2,	, d							
R1	R2	R3	a	þ	с	d	Ŀ	u	V		
u	a,d	V	R2	þ	C	d,R2		R1	R3		
d = v	+ u		ADD R1	l, R3,	R1						
R1	R2	R3	a	þ	с	d	Ŀ	u	✓		
d	a	V	R2	þ	С	R1			R3		
		u an	d v are	in							
Canv	registers, so no loads needed. Cannot destroy a (exists only in R2) without a b c d t u v										
storu	storing back to memory, so use R1 for result. Move d to R1 from R2.										

© 2021 Carl Alpha

ertal is prohibited without the author's consent

R1	R2	R3	a	Ь	с	d	Ŀ	u	V	
u	Ŀ	V	a	Ь	C	d	R2	R1	R3	
a = d LD R2, d										
R1	R2	R3	a	Ь	с	d	Ŀ	u	V	
u	a,d	V	R2	Ь	с	d,R2		R1	R3	
d = v + u ADD R1, R3, R1										
R1	R2	R3	a	Ь	с	d	Ŀ	u	V	
d	a	V	R2	Ь	C	R1			R3	
exit			ST a, ST d,	R2 R1						

R1	R2	R3	a	b	¢	d	Ŀ	u	V			
u	Ŀ	V	a	b	С	d	R2	R1	R3			
a = d												
values of R1 and R2 are stored back to memory (d and a												
respectively). Value of R3 can be lost - it is a temporary of R3 only this block.												
d = v + u												
R1	R2	R3	a	b	c	d	Ŀ	U	∕ ✓			
d	a	V	R2	Ь	с	R1			R3			
exit ST a, R2 ST d, R1												
R1	R2	R3	a	b	с	d	Ŀ	u	V			
d	a	✓	a,R2	b	C	d,R1			R3			

© 2021 Carl Alphonce - Reproduction of this material is prohibited without the author's consent



How do we do this?

"1. If y is currently in a register, pick a register already containing y as Ry. Do not issue a machine instruction to load this register, as none is needed.

2. If y is not in a register, but there is a register currently empty, pick one such register as Ry. [LD Ry, y]

3. The difficult case occurs when y is not in a register, and there is no register that is currently empty. We need to pick one of the allowable registers anyway, and we need to make it safe to reuse. Let R be a candidate register, and suppose v is one of the variables that the register descriptor for R says is in R. We need to make sure that v's value either is not really needed, or that there is somewhere else we can go to get the value of v. The possibilities are:

(a) If the address descriptor for v says that v is somewhere else besides R, then we are OK.

(b) If v is x, the variable being computed by instruction I, and x is not also one of the other operands of instruction I (z in this example), then we are OK. The reason is that in this case we know this value of x is never again going to be used, so we are free to ignore it.

getReg function $x = y \circ p z$

(c) Otherwise, if v is not used later (that is, after the instruction I, there are no further uses of v, and if v is live on exit from the block, then v is recomputed within the block), then we are OK.

(d) If we are not OK by one of the first three cases, then we need to generate the store instruction ST v, R to place a copy of v in its own memory location. This operation is called a spill." [p. 547-548]

Repeat the above (a) - (d) steps for each variable v currently in R.

Let the score of R be the number of ST instructions generated. Choose the R with lowest score to actually use.

We also need a register for the result, Rx. "The issues and options are almost as for y, so we shall only mention the differences.

1. Since a new value of x is being computed, a register that holds only x is always an acceptable choice for Rx. This statement holds even if x is one of y and z, since our machine instructions allow two registers to be the same in one instruction.

2. If y is not used after instruction I, in the sense described for variable v in item (3c), and Ry holds only y after being loaded, if necessary then Ry can also be used as Rx. A similar option holds regarding z and Rz." [p. 548]

a codocil ora

♥ Output... ▼ Filter... ▼
 Compile to binary
 Execute the code
 Intel asm syntax
 Ø Demangle identifiers

cerf.csc.buffalo.edu

gcc -fno-asynchronous-unwind-tables -00 -S foo.c