Implementation … (contd.)

• Write Back cycle (WB):

• Register-register ALU inst:

Regs[IR 16..20] <== ALUoutput

• Register-Immediate ALU inst. :

Regs[IR 11..15] <== ALUoutput

• Load Instruction:

Regs[IR 11..15] <== LMD

Previous slide

Next slide

Back to first slide

View graphic version