

"Software Can Be Burned Into Hardware"

Theorem: A <sup>one-tape</sup> TM  $M^n$  that runs in time  $t(n)$  and space  $s(n)$  with  $\Sigma = \{0,1\}$  can be converted into a sequence of Boolean circuits  $C_1, C_2, \dots, C_n$  such that for each  $n$ ,  $C_n$  has  $n$  binary inputs and  $O(s(n)t(n))$  gates, such that for all  $x \in \Sigma^n$ ,  $x \in L(M) \Leftrightarrow C_n(x) = 1$ .

Proof Sketch:

Every block of 6 cells has Boolean coding for either: a char in  $\Gamma$  or a state-char combo  $\binom{q}{c}$ .

It also has Boolean circuitry that enforces the same "tri-omino" relation we saw for P.C.P.

Based only on  $M$ , i.e. on the  $S$  of  $M$ , we have identical Boolean circuitry for each 6-cell component under the binary coding of  $Q$  and  $\Gamma$ . Abstractly:

Moreover,  $C_n$  can be done entirely with NAND gates.  $\otimes$

Theorem: We can also build  $C_n$  of size  $O(t(n)s(n))$  instead, noting  $s(n) \leq t(n)$ .

Every block of 6 cells has Boolean coding for either: a char in  $\Gamma$  or a state-char combo  $\binom{q}{c}$ .

It also has Boolean circuitry that enforces the same "tri-omino" relation we saw for P.C.P.

Based only on  $M$ , i.e. on the  $S$  of  $M$ , we have identical Boolean circuitry for each 6-cell component under the binary coding of  $Q$  and  $\Gamma$ .

Moreover,  $C_n$  can be done entirely with NAND gates.  $\otimes$

Theorem: We can also build  $C_n$  of size  $O(t(n)s(n))$  instead, noting  $s(n) \leq t(n)$ .

Every block of 6 cells has Boolean coding for either: a char in  $\Gamma$  or a state-char combo  $\binom{q}{c}$ .

It also has Boolean circuitry that enforces the same "tri-omino" relation we saw for P.C.P.

Based only on  $M$ , i.e. on the  $S$  of  $M$ , we have identical Boolean circuitry for each 6-cell component under the binary coding of  $Q$  and  $\Gamma$ . Abstractly:

Moreover,  $C_n$  can be done entirely with NAND gates.  $\otimes$

Theorem: We can also build  $C_n$  of size  $O(t(n)s(n))$  instead, noting  $s(n) \leq t(n)$ .

And-or when there is no  $\binom{q}{c}$  code also outputs the bottom row's central char as a function of the three flanking cells in the top row alone.

The full circuit  $C_n$  consists of overlapping "tri-omino" in a  $t(n) \times s(n)$  grid.

By  $M$  doing "good housekeeping", the output gate of  $C_n$  can pluck the 1 from the final ID  $\binom{q_{acc}}{1}$  or the 0 from  $\binom{q_{acc}}{0}$ .  $\otimes$


# Toronto "Software Can Be Burned Into Hardware"

## Steve-Cook-Levin Theorem: For any $A \in NP$ , $A \leq_m^P 3SAT$ .

*n with  $\Sigma = \{0,1\}$*

Leonid 1970-71 1969-1973  
 in the USSR,  
 n/w Boxtin  
 Stranger Menem.

Proof: We can take a 1-tape TM  $M$  that computes the verifier relation  $R(x,y)$  for  $A$  in some polynomial time  $t$  of  $n+m$  where  $m = p(|x|)$  for some polynomial  $p(n)$ .  
 Given any  $x$ , we want to compute  $f(x) = a 3CNF$  formula  $\phi_x$  s.t.  $\phi$  is satisfiable  $\Leftrightarrow x \in A \Leftrightarrow (\exists y \in \{0,1\}^m) M \text{ accepts } (x,y)$ .



For the formula  $\phi_x$ , we first allocate variables  $x_1, \dots, x_n$  for the  $x$ -inputs,  $y_1, \dots, y_m$  for the  $y$ -inputs,  $w_1, \dots, w_s$  for all other wires.

We have: After substituting the bit values of the given  $x$  for the variables  $x_1, \dots, x_n$ , we have  $(x \in A \Leftrightarrow)$  there exists an assignment to  $y_1, \dots, y_m$  such that all other wire variables have values forced by the gates as shown and  $w_s$  gets value 1. Then  $\phi_x$  will have the form

$\phi_x = (\text{clauses that force the input substitutions for the given } x) \wedge (w_s) \wedge \bigwedge_{\text{gates } g} \phi_g$  clauses that force all the gates' NAND gates to function correctly.

These can also be singleton clauses  $(x_i) \wedge \text{bit } x_i = 1$ , else  $(\bar{x}_i)$ .

For the formula  $\phi_x$ , we first allocate variables  $x_1, \dots, x_n$  for the  $x$ -inputs,  $y_1, \dots, y_m$  for the  $y$ -inputs,  $w_1, \dots, w_s$  for all other wires.

We have: After substituting the bit values of the given  $x$  for the variables  $x_1, \dots, x_n$ , we have  $(x \in A \Leftrightarrow)$  there exists an assignment to  $y_1, \dots, y_m$  such that all other wire variables have values forced by the gates as shown and  $w_s$  gets value 1. Then  $\phi_x$  will have the form

$\phi_x = (\text{clauses that force the input substitutions for the given } x) \wedge (w_s) \wedge \bigwedge_{\text{gates } g} \phi_g$  clauses that force all the gates' NAND gates to function correctly.

These can also be singleton clauses  $(x_i) \wedge \text{bit } x_i = 1$ , else  $(\bar{x}_i)$ .

Then  $x \in A \Leftrightarrow (\exists y) C_n(x,y) = 1$   
 $\Leftrightarrow (\exists y \text{ on } n \text{ bits and wire variables}) \phi_x = 1$   
 $\Leftrightarrow \phi_x \in 3SAT$ .

Finally,  $\phi_x$  is produced in  $O(t(n) \cdot s(n)) = O(t(n)^2)$  = polynomial time by simple translation of the gates and wires in  $C_n$ . **Complexity**

The full circuit  $C_n$  consists of overlapping triangles in a  $t(n) \times s(n)$  grid.  
 By  $M$  doing "good housekeeping", the output gate of  $C_n$  can pluck the 1 from the final IO (output) or the 0 from (input).