ISA features...
Simplify trade-off among alternatives: A HLL statement may be translated into several different equivalent set of instructions.
- Which is better? The longer or shorter sequence? With cache and pipelining this tradeoff becomes complex.
- Example: In register-memory architecture, how many times a memory variable has be referenced before it can be moved into a register?