Loop unrolling (contd.)
To avoid pipeline stall a dependent instruction must be separated from the source instr. by the number of cycles equal to the latency of that source instruction. For DLX integer load latency is 1, and ALU operation latency 0.
Producer Consumer Latency
================================
FP ALU Op Another FP ALU op 3
Load Double Store double 0