Implementation

• Small cache (4096) accessed by the instruction address during the IF stage.

• A pair of bits attached to entry.

• Fig.4.14 gives spec92 using branch prediction. 99% to 82% good prediction.

Previous slide

Next slide

Back to first slide

View graphic version