

May 8, 2017

CSE III

~~Final~~ Exam 3 : is on May 12, 2017  
during lecture.

designated seating

Exam3 Review.ppt  
on webpage

ulearn

We'll review today & wed.

(r)

May 8, 2017


Spring 2017

CSE 241

Q4: Design of a counter (0, 2, 3, 4, 6)  
use (i) D-FF. (ii) T-FF

we want: circuit

Coding of the states



Counter advances when the clock with every clock pulse. Eliminates x,

5 states  
Flag 5

no x; clock advances the counter.

	Current state			next state			FF input		
	A(t)	B(t)	C(t)	A(t+1)	B(t+1)	C(t+1)	DA	DB	DC
S <sub>0</sub>	0	0	0	0	1	0	0	1	0
S <sub>2</sub>	0	1	0	0	1	1	0	1	1
S <sub>3</sub>	0	1	1	1	0	0	1	0	0
S <sub>4</sub>	1	0	0	1	1	0	1	1	0
S <sub>6</sub>	1	1	0	0	0	0	0	0	0

Veri

DA(A, B, C) = ?

DB(A, B, C) = ?

DC(A, B, C) = ?  $\Sigma(S_2) = \Sigma(m_2)$

3 k-maps

S1  
S5  
S7

(2)

May 8, 2017

		BC	00	01	11	10
A	0	0	0	?	1	0
	1	1	?	?	?	0

$DA(A, B, C) =$

using unused states as don't cares

		BC	00	01	11	10
A	0	0	X	X	1	0
	1	1	X	X	X	0

$DA(A, B, C) = C + AB'$

$DB(A, B, C) = ?$

$\Sigma (0, 2, 4)$

		BC	00	01	11	10
A	0	0	1	X	X	1
	1	1	X	X	X	X

$DB(A, B, C) = B' + A'C'$

		BC	00	01	11	10
A	0	0	X	X	X	1
	1	1	X	X	X	X

$DC(A, B, C) = A'BC'$

group it in 8's

4's

2's

1's

don't have to cover x's

You have to cover only the 1's

$X = 0 \text{ or } 1$


~~$DA(A, B, C)Z$~~

~~2~~

~~May 8, 2017~~

3

May 8, 2017





(4)

May 8, 2017

	current state			next state			FF inputs		
	A(t)	B(t)	C(t)	A(t+1)	B(t+1)	C(t+1)	TA	TB	TC
s <sub>0</sub>	0	0	0	0	1	0	0	1	0
s <sub>2</sub>	0	1	0	0	1	1	0	0	1
s <sub>3</sub>	0	1	1	1	0	0	1	1	1
s <sub>4</sub>	1	0	0	1	1	0	0	0	0
s <sub>5</sub>	1	1	0	0	0	0	1	1	0

~~TA~~ TA(A, B, C) = Σ(3, 6)

TB(A, B, C) = Σ(0, 3, 4, 6)

TC(A, B, C) = Σ(~~2, 3~~)

Assume s<sub>5</sub>, s<sub>1</sub>, s<sub>7</sub> don't cares.

	BC 00	01	11	10
A 0	0	X	1	0
1	X	X	X	1

TA = C + AB

	BC 00	01	11	10
A 0	1	X	1	2
1	1	X	X	1


TB = A + B' + C

	BC 00	01	11	10
A 0	X	1	1	1
1	X	X	X	X

TC = AB

don't cares are not used

May 8, 2013



CSE 2411

①

May 10, 2017


```
module review1 (P1, F2, F3, F4, P37  
                W, X, Y, Z, A, B, C, D);  
    input A, B, C, D;  
    output W, X, Y, Z;  
    wire t1, t2, t3, t6, t7, t8; // intermediates  
    // gates - traverse top to bottom, left to right  
    NOT g1(t1, B);  
    NOT g2(t2, C);  
    OR g3(t3, C, D);  
  
    ANDXNOR g4(Y, C, D);  
    NOT g5(Z, D);  
  
    AND g6(t6, B, t3);  
    AND g7(t7, t1, t3);  
    AND g8(t8, B, t2, Z);  
  
    OR g9(W, A, t6);  
    OR g10(X, t7, t8);  
endmodule
```

(2)

May 17, 2017

```
module review1_tb;
```

```
// test pattern registers
reg[3:0] P;
```



```
wire F1, F2, F3, F4; // four functions
// corresponding to w, x, y, z
```

```
// instantiate the circuit to be tested
```

```
review1 r1 (P[3], P[2], P[1], P[0], F1, F2, F3, F4);
          (F1, F2, F3, F4, P[3], P[2], P[1], P[0]);
// order of parameter is
// important
```

```
initial begin
  P = 4'b 4'b0000;
  repeat (15)
    #1000 P = P + 1'b0001;
end
```

```
initial begin
```

```
$monitor("ABCD = %b %b %b %b",
          ↑ F1, ↑ F2, ↑ F3, ↑ F4, P);
```

```
// $monitor("format string", variables);
```

```
$monitor("ABCD = %b %b %b %b", F1, F2, F3, F4);
```

```
$monitor("ABCD = %b F1 = %b F2 = %b F3 = %b F4 = %b",
          P, F1, F2, F3, F4);
```

```
end
```



```
endmodule
```

Single print out

ABCD = 0000 F1 = 1 F2 = 0 F3 = 0 F4 = 1



May 10, 2017



```



module review2 (input x, input clock, input reset);
alternatively module review2 ( x, clock, reset);
    input x, clock, reset;

```

```

step 1: module review2 (state, y, x, clock, reset);
    input x, clock, reset;
    output y, state;
    reg [1:0] state;

```




```

step 2 parameter S0 = 2'b00, S1 = 2'b01, S2 = 2'b10,
                S3 = 2'b11;

```

// (Symbolic constants //

// Synchronous Reset, clock



```

step 3 always @ (posedge clock, negedge reset)
    if (reset == 0) begin state = S0; y = 0; end
    else case (state)

```


```

step 4
    S0 : if (x == 0) state = S0; else state = S1;
    S1 : if (x == 0) state = S2; else state = S1;
    S2 : if (x == 0) state = S0; else state = S3;
    S3 : if (x == 0) state = S2; else begin state
        = S1;
        y = 1; end
    endcase
end module


```

①

Verilog Synthesis: seq circuit May 12, 2017



2 FF = 2 bit state



```

module review2(state, y, x, clock, reset);
input x, clock, reset;
output y, state;
reg [1:0] state;
  
```

step 1

```

input x, clock, reset;
output y, state;
reg [1:0] state;
  
```

step 2

```

parameter s0 = 2'b00, s1 = 2'b01, s2 = 2'b10, s3 = 2'b11;
  // symbolic constants for states
  
```

step 3

```

// synchronous clock event,
// asynchronous reset event - attend to these
always@ (posedge clock, negedge reset)
begin
if (reset == 0) state = s0;
end
  
```

step 4


```

else case (state)
s0: if (x == 0) state = s0; else state = s1;
s1: if (x == 0) state = s2; else state = s1;
s2: if (x == 0) state = s0; else state = s3;
s3: if (x == 0) state = s2; else
begin
state = s1;
y = 1;
end
  
```

end case  
end module

May 12/2017

Goal of test bench:



1. generate the input (patterns) needed for testing the circuit
2. instantiate the tested circuit
3. monitor the output


```
module review2_tb;
```

```
  reg x, clk, rst;
  wire y, s[1:0];
```

```
  review2 r2(s, y, x, clk, rst);
```

```
  // set simulation time / experiment
  initial #200 $finish;
```

```
  // generate rst, clk, x
  initial begin
```




```
    rst = 0; clk = 0;
```

```
    #5 rst = 1;
```

```
    repeat (16)
```

```
      #5 clk = ~clk;
```



```
  end
```

```
  initial begin
```

```
    x = 1'b0;
```

```
    repeat (8)
```

```
      #10
```

```
        x = ~x;
```

```
    end
```

```
  // monitoring
```

```
  initial begin
```

```
    $monitor("x = %d state %d y = %b",
```

```
            $dumpfile("xyz.vcd");
```

```
            x, s, y);
```

```
    $dumpvars; end endmodule
```



May 18, 2017 <sup>(3)</sup>

fmonitor(

"clk= %b rst= %b x= %b state= %d

y= %b", clk, rst, x, s, y);

↙  
format  
string

↑  
variables



"re-use"


(6)

May 12, 2018


$$F_1(A, B, C) = \underline{AB} + C'B' + CA'$$
$$F_2(A, B, C) = (AB + B'A' + CA')$$

NOT, AND, OR, XOR

$F_2'$



- Write the Verilog description of the combinational circuit given below and provide the testbench to simulate and test your description. Like Hwk 1



- Write the Verilog Description of the sequential circuit given below and provide the test bench.  
state machine to detect the sequence 1011

