



March 29, 2017

# Digital Circuits

Combinational Circuits

Sequential Circuits




"gates"

"gates" computation "Latch" persistent

"Flip-flops" FF

1-bit memory element



"state"

Complement of the "state"

(2)

March 29, 2017

# Different types of FF:


1. SR-FF      set reset FF
2. JK-FF
3. T-FF
4. D-FF

SR-FF

## Characteristic Table

<del>Q</del>	S	R	Q	Q'	
0	0	0	0	1	no change
0	0	0	1	0	
1	0	0	1	0	set
0	1	0	0	1	reset
1	1	1	undefined		set? reset?

ambiguous



Synchronous sequential circuits

time element temporal  
 How do you realize time?  
 implement time?

(3)

March 29, 2017

JK-FF addresses the set=1, Reset=1

Condition:

Set	Reset	J	K	Q	Q'	
0	0	0	0	0	1	no change
0	0	1	0	1	0	
0	1	0	1	0	1	reset
1	0	1	0	1	0	set
1	1					flip the previous state

J	K	current Q(t)	next Q(t+1)	
0	0	0	0	no change
0	0	1	1	
0	1	0	0	
0	1	1	0	
1	0	0	1	
1	0	1	1	
1	1	0	1	
1	1	1	0	

J	K	Q(t+1)
0	0	Q(t)
0	1	0
1	0	1
1	1	Q'(t)


(4)

set or reset March 29, 2017

Can we simplify these FF?

T-oggle FF      T-FF

T	Q(t+1)
0	Q(t)
1	Q'(t)



Data-FF      D-FF

D	Q(t+1)
0	0
1	1

