CSE 220: Systems Programming
Memory and Concurrency

Ethan Blanton

Department of Computer Science and Engineering
University at Buffalo
Memory and Concurrency

We have discussed shared state and concurrency.
However, the issues go deeper than that!
Shared state is in shared memory.
Memory has some confusing properties when it is shared.
How does memory become shared, anyway?
Types of Shared Memory

There are several “types” of shared memory in concurrent programming:

- Memory used by the same thread in the same process at different times (and maybe asynchronously)
- Memory used by different threads in the same process (maybe at the same time)
- Memory used by different processes (maybe at the same time)

The first is mostly non-problematic.

The second two require a little extra work.
Acquiring Shared Memory

Memory shared within a process requires no special setup.

Sharing memory between processes requires kernel assistance.

There are several methods for creating shared memory:
- Creating a shared mapping within a process before forking
- Attaching to a named mapping with `shm_open()`
- Attaching to a memory-mapped file

We will not explore these methods further.

\(^1\) `fork()` is the POSIX method for creating a new process.
Consistency

Many problems with memory and concurrency are with consistency.

Within the dedicated computer model, we have expectations:
- Writing to a memory location is immediate
- Writes to a memory location are durable

With concurrent flows, these expectations can break.

We have already seen how to mitigate this with synchronization.

However, synchronization must control more than timing.
Temporal Synchronization

Up to now, we have thought of synchronization as a **temporal construction**:

- Operation $o_1$ occurs before operation $o_2$
- A sequence of operations is not interrupted

However, there are also **spatial concerns**.

- An operation is visible to another part of the system.
Caching

Modern computers have many layers of caching.

Some of these caches are shared, some are local:
- Local to a particular CPU core
- Local to a subset of cores
- Local to a process
- ...

Writes to a local cache may not be visible to concurrent flows.
Why Cache?

Caches are used for performance reasons, in levels:

<table>
<thead>
<tr>
<th>Level</th>
<th>Type</th>
<th>Size</th>
<th>Access Time</th>
</tr>
</thead>
<tbody>
<tr>
<td>L0</td>
<td>CPU registers</td>
<td>O(100 B)</td>
<td>~0 clock cycles</td>
</tr>
<tr>
<td>L1</td>
<td>Level 1 cache</td>
<td>O(10 KB)</td>
<td>~1-5 clock cycles</td>
</tr>
<tr>
<td>L2</td>
<td>Level 2 cache</td>
<td>O(100 KB)</td>
<td>~10+ clock cycles</td>
</tr>
<tr>
<td>L3</td>
<td>Level 3 cache</td>
<td>O(1 MB)</td>
<td>~30+ clock cycles</td>
</tr>
<tr>
<td>L4</td>
<td>Main memory</td>
<td>O(10 GB)</td>
<td>~100+ clock cycles</td>
</tr>
</tbody>
</table>

Lower levels are much faster but much smaller.

L0-L1 are often local to a core, L2-3 to a core or subset of cores. L4 is typically shared.²

²Architectures where it is not are called NUMA.
## Caching Structure

Each level of cache stores **blocks** from the next level.

<table>
<thead>
<tr>
<th>Level</th>
<th>Blocks</th>
</tr>
</thead>
<tbody>
<tr>
<td>L1:</td>
<td>7 3 4</td>
</tr>
<tr>
<td>L2:</td>
<td>2 7 3 9 4</td>
</tr>
<tr>
<td>L3:</td>
<td>5 6 7 8 9 0 1 2 3 4</td>
</tr>
</tbody>
</table>

Block **location** and **size** may vary from level to level.

Reads come from the **first level with the desired data**.

Writes **eventually** propagate to all levels.
Write Propagation

The consistency problem comes from that eventually: Writes eventually propagate to all levels.

If a cache is local to a core or set of cores, reads from other cores will not reflect its contents.

Consider registers: only one core sees them!

As previously discussed:
- Many operations (even instructions) have multiple steps
- Some of those steps are performed in registers
Write Propagation Problem

Consider:
- Core $C_0$ executes a write for memory location $m$
- The write is stored to $C_0$’s L1 cache
- Core $C_1$ executes a read for memory location $m$
- The location $m$ is not in $C_1$’s L1 or L2
- $C_1$ reads $m$ from shared L3
- $C_0$’s L1 propagates $m$ to $C_0$’s L2
- $C_0$’s L2 propagates $m$ to the shared L3
Write Propagation II

Temporal synchronization can guarantee that a register is written to memory.

To guarantee it isn’t cached, we need memory barriers.

A memory barrier does one or more of:

- Blocks the current core until a write is visible to all cores
- Blocks the current core until all writes are visible
- Blocks all cores from accessing a location until a write is visible
- Prevents CPU instruction reordering from affecting this instruction
- …
Memory Barriers

Memory barriers are sometimes called memory fences\(^3\).

Memory barriers are hardware functions.

Most processors have barrier instructions.

For example:

- `mfence` on x86-64
- `dmb` on ARM
- many atomic instructions

\(^3\)A memory barrier and a synchronization barrier are not the same thing.
Write Propagation with Barriers

Consider:

- Core $C_0$ executes a write for memory location $m$
- The write is stored to $C_0$’s L1 cache
- Core $C_1$ issues a barrier for all writes to $m$
- Core $C_1$ executes a read for memory location $m$
- Core $C_1$ blocks because $C_0$ is writing $m$
- $C_0$’s L1 propagates $m$ to $C_0$’s L2
- $C_0$’s L2 propagates $m$ to the shared L3
- $C_1$ reads $m$ from shared L3
Synchronization and Barriers

Synchronization primitives use memory barriers.

These functions, for example, all have barriers:
- fork()
- pthread_mutex_lock()
- pthread_mutex_unlock()
- pthread_create()
- pthread_join()
- ...

Basically all of the POSIX synchronization functions.
C and Memory Barriers

The C language makes very few guarantees regarding barriers.

C11 has some fence (barrier) operations.

C99 does not expose barriers.

In general libraries or OS functions (such as Pthreads) are required for thread-safe operation in C.

Some C compilers may provide barriers (e.g., __builtin_ia32_mfence() in GCC).
Summary

- Caching and CPU architecture require more than just temporal synchronization
- Memory barriers force data visibility across cores
- Memory barriers are a hardware feature
- Caches are much faster than main RAM
- POSIX synchronization primitives use memory barriers
- Shared memory requires kernel assistance
References

Required Readings

License

Copyright 2018, 2019 Ethan Blanton, All Rights Reserved.

Reproduction of this material without written consent of the author is prohibited.

To retrieve a copy of this material, or related materials, see https://www.cse.buffalo.edu/~eblanton/.