CSE 490/590 – Quiz 1 – February 12, 2025 – V2

Instructions:

1. This Quiz is **closed book and closed notes.**
2. You may have pens, pencils, erasers, a calculator, and a water bottle/drink.
3. Electronic devices are **NOT ALLOWED** during this Quiz, with the exception of a calculator. **You shall NOT share a calculator with others during the Quiz.**
4. Place your student ID card on your desk for us to review.
5. When you are finished, remain in your seat and raise your hand and we will come and collect your **Quiz**. **You must not talk to anyone in the room** until your Quiz has been collected, and you have left the room.
6. **Any form of cheating/academic integrity violation, including (but not limited to) violation of the rules above will result in an automatic 0 for the Quiz.**

Please fill your name in the blank and sign the statement below:

I, _____,

have read, and acknowledge that I will adhere to the instructions above and if not followed, I will accept the penalty given by the instructor.

Signature: _____

STOP!! PLEASE <u>DO NOT</u> START THE QUIZ

UNTIL YOU ARE TOLD TO DO SO

FOR GRADERS ONLY:

Q1: _____6 points	**Q4: _____10 points**
Q2: _____6 points	**Q5: _____12 points**
Q3: _____6 points	**Q6: _____10 points**

Total: _____50 points

[Question 1] (6 Points)

Suppose that we want to enhance the processor used for web serving. The new processor is 4 times faster on computation in a given web serving application than the original processor. Assuming that the original processor was busy with computation 60% of the time and was waiting for I/O 40% of the time, what is the overall speedup gained by incorporating the enhancement? **Show your work.**

$$\text{Speedup}_{\text{overall}} = \frac{\text{Execution time}_{\text{old}}}{\text{Execution time}_{\text{new}}} = \frac{1}{(1 - \text{Fraction}_{\text{enhanced}}) + \frac{\text{Fraction}_{\text{enhanced}}}{\text{Speedup}_{\text{enhanced}}}}$$

$$\text{Speedup} = \frac{1}{(1-0.6) + \frac{0.6}{4}} = \frac{1}{0.55} = 1.82$$

[Question 2] (6 Points)

A program's run time for a given processor is determined using the number of instructions per program, the number of cycles per instruction, and clock frequency of the processer. Consider a program with the following instruction mix. Find the CPI for the same. **Show your work.**

Instructions	%	cycle
branch	20%	3
integer ALU	45%	1
load	20%	4
sw	15%	2

$$CPI = 0.2 \times 3 + 0.45 \times 1 + 0.2 \times 4 + 0.15 \times 2$$
$$= 0.6 + 0.45 + 0.8 + 0.3$$
$$= 2.15$$

Updated **[Question 3] (6 Points)** Provide the binary representation for the following instruction: [Use Green Sheet attached] **(Show your work)**

lw $s1,6($t1)

[Question 4] [10 Points]

a. Consider a byte-addressable memory system with the following contents: **(3 points)**

Memory Location	Value
0x1246	0x54
0x1247	0x16
0x1248	0x95
0x1249	0x55
0x124a	0x23
0x124b	0x17
0x124c	0x69
0x124d	0x85

0x95552317

If the following instruction is executed:

```
lw $t1, 4($t0)
```

$t0 contains the address 0x1244. What will $t1 contain? Use Big-Endian.

b. Assume that $s0 contains the value 0x54545454 and $s1contains the address 0x12345B40. Assume that the memory data, starting from address 0x54545454 is: 0x79866608. What will be the value of $s0 after the following code is executed: **Show your work. (7 points)**

$s1

(i) `lh $s1, 0($s0)`

0x00007986

(ii) `lb $s1, 1($s0)`

0xFFFF8986

Updated **[Question 5] (12 Points)** Given the following single cycle MIPS datapath:



a. For each of the following instructions, list the stages that are necessary for the execution of the given instruction: (IF, ID, EX, MEM, WB)

i. `add $t6, $s3, $s2`

IF, ID, EX, WB

ii. `sw $s3, 24($s1)`

IF, ID, EX, MEM

b. For each of the following instructions, list the component numbers (as shown in the diagram above) that are required for the given instruction:

i. `add $t6, $s3, $s2`

in red

REQUIRED: 1, 2, 5, 6, 9, 12, 14
OPTIONAL: 3, 4, 10, 17, 18
WRONG: 7, 8, 11, 13, 15, 16

ii. `sw $s3, 24($s1)`

in green

REQUIRED: 1, 2, 6, 7, 9, 12, 16
OPTIONAL: 3, 4, 10, 17, 18
WRONG: 5, 8, 11, 13, 14, 15

Updated **[Question 6] (10 Points)**

Consider the following MIPS instruction sequence:

```
add $s3, $s2, $s1
sub $s4, $s2, $s3
lw $t0, 8($s1)
addi $t1, $t0, 2
sw $t0, 4($s1)
```

a. Find the data (RAW) hazards for the above instruction sequence and explain why it creates such hazard(s). **(3 Points)**

Line 2 reads from $s3 while line 1 hasn't updated the value stored in the register yet, causing a RAW hazard.

Line 4 and 5 read from $t0 while line 3 hasn't fetched the data from memory yet, causing a RAW hazard.

b. Show the pipeline diagram after inserting Data Forwarding Unit to overcome data dependencies: **(5 Points)**

Instr.	1	2	3	4	5	6	7	8	9	10	11	12	13	14
Add $s3, $s2, $s1	IF	ID	EX	MEM	WB									
Sub $s4, $s2, $s3		IF	ID	EX	MEM	WB								
Lw $t0, 8($s1)			IF	ID	EX	MEM	WB							
-	-	-	-	-	-	-	-	-	-	-				
Addi $t1, $t0, 2					IF	ID	EX	MEM	WB					
Sw $t0, 4($s1)						IF	ID	EX	MEM	WB				

(c) If you did not use forwarding to handle data hazards as in (b), how many more clock cycles it will take to complete the instruction sequence above. **(2 points)**

3 more clock cycles

Instr.	1	2	3	4	5	6	7	8	9	10	11	12	13	14
Add $s3, $s2, $s1	IF	ID	EX	MEM	WB									
-	-	-	-	-	-	-	-	-	-	-				
-	-	-	-	-	-	-	-	-	-	-				
Sub $s4, $s2, $s3				IF	ID	EX	MEM	WB						
Lw $t0, 8($s1)					IF	ID	EX	MEM	WB					
-	-	-	-	-	-	-	-	-	-	-				
-	-	-	-	-	-	-	-	-	-	-				
Addi $t1, $t0, 2								IF	ID	EX	MEM	WB		
Sw $t0, 4($s1)									IF	ID	EX	MEM	WB	

MIPS Reference I

(6) Operands considered unsigned numbers (vs. 2's comp.)
(7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic

BASIC INSTRUCTION FORMATS

R	opcode	rs	rt	rd	shamt	funct
	31 26	25 21	20 16	15 11	10 6	5 0
I	opcode	rs	rt	immediate		
	31 26	25 21	20 16	15 0		
J	opcode	address				
	31 26	25 0				

$t0-$t7	8-15	Temporaries	No
$s0-$s7	16-23	Saved Temporaries	Yes
$t8-$t9	24-25	Temporaries	No
$k0-$k1	26-27	Reserved for OS Kernel	No
$gp	28	Global Pointer	Yes
$sp	29	Stack Pointer	Yes
$fp	30	Frame Pointer	Yes
$ra	31	Return Address	No