CSE 4	190/590 – Quiz 1 – Feb	ruary 12, 2025 – V2		
Inatus	actions:			
Instru	ictions:			
1.				
2.	You may have pens, pe			
3.			_	Quiz, with the exception of a
1	Place your student ID			thers during the Quiz.
5.	•	•		your hand and we will come and
٥.			_	e room until your Quiz has been
	collected, and you hav		v	, c
6.	Any form of cheating violation of the rules		· ·	including (but not limited to) atic 0 for the Quiz.
Please	e fill your name in the l	olank and sign the st	tatement k	oelow:
	•	C .		
	the penalty given by the		e instruction	ons above and if not followed, I will
		Signature:		
	STOP	!! PLEASE <u>DO NO</u>	<u>T</u> START	THE QUIZ
	U	INTIL YOU ARE TO	OLD TO I	00 SO
FOR (GRADERS ONLY:			
Q1:_	6 points	Q) 4:	10 points
	6 points	Q	2 5:	12 points
Q3:_	6 points	Q) 6:	10 points
_	-			
		Total:	50 poi	ints

Duration: 40 min

[Question 1] (6 Points)

Suppose that we want to enhance the processor used for web serving. The new processor is 4 times faster on computation in a given web serving application than the original processor. Assuming that the original processor was busy with computation 60% of the time and was waiting for I/O 40% of the time, what is the overall speedup gained by incorporating the enhancement? **Show your work.**

$$Speedup_{overall} = \frac{Execution time_{old}}{Execution time_{new}} = \frac{1}{(1 - Fraction_{enhanced}) + \frac{Fraction_{enhanced}}{Speedup_{enhanced}}}$$

$$Speedup = \frac{1}{(1 - Fraction_{enhanced}) + \frac{Fraction_{enhanced}}{Speedup_{enhanced}}}$$

$$\frac{1}{(1 - Fraction_{enhanced}) + \frac{Fraction_{enhanced}}{Speedup_{enhanced}}}$$

[Question 2] (6 Points)

A program's run time for a given processor is determined using the number of instructions per program, the number of cycles per instruction, and clock frequency of the processer. Consider a program with the following instruction mix. Find the CPI for the same. **Show your work.**

Instructions	%	cycle		
branch	20%	3		
integer ALU	45%	1		
load	20%	4		
SW	15%	2		

$$CP = 0.2 \times 3 + 0.45 \times 1 + 0.2 \times 4 + 0.15 \times 2$$

= 0.6 + 0.45 + 0.8 + 0.3
= 2.15

Updated [Question 3] (6 Points) Provide the binary representation for the following instruction: [Use Green Sheet attached] (Show your work)



[Question 4] [10 Points]

a. Consider a byte-addressable memory system with the following contents: (3 points)

Memory Location	Value
0x1246	0x54
0x1247	0x16
0x1248	0x95
0x1249	0x55
0x124a	0x23
0x124b	0x17
0x124c	0x69
0x124d	0x85


If the following instruction is executed:

\$t0 contains the address 0x1244. What will \$t1 contain? Use Big-Endian.

b. Assume that \$s0 contains the value 0x54545454 and \$s1contains the address 0x12345B40. Assume that the memory data, starting from address 0x54545454 is: 0x79866608. What will be the value of \$s0 after the following code is executed: Show your work. (7 points)

Duration: 40 min

Updated [Question 5] (12 Points) Given the following single cycle MIPS datapath:



- a. For each of the following instructions, list the stages that are necessary for the execution of the given instruction: (IF, ID, EX, MEM, WB)
 - i. add \$t6, \$s3, \$s2
 - ii. sw \$s3, 24(\$s1) IF, ID, EX, M6M
- b. For each of the following instructions, list the component numbers (as shown in the diagram above) that are required for the given instruction:
 - i. add \$t6, \$s3, \$s2

in red REQUIRED: 1,2,5,6,9,12,14 OPTIONAL: 3,4,10,17,18 WRONG: 7,8,11,13,15,16

Duration: 40 min

ii. sw \$s3, 24(\$s1) REQUIRED: 1,2,6,7,9,12,16

OPTIONAL: 3,4,10,17,18

WRONG: 5,8,11,13,14,15

Updated [Question 6] (10 Points)

Consider the following MIPS instruction sequence:

add \$s3, \$s2, \$s1 sub \$s4, \$s2, \$s3 lw \$t0, 8(\$s1) addi \$t1, \$t0, 2 sw \$t0, 4(\$s1)

a. Find the data (RAW) hazards for the above instruction sequence and explain why it creates such hazard(s). (3 Points)

Line 2 reads from \$s3 while line 1 hasn't updated the value stored in the register yet, causing a RAW hazard.

Line 4 and 5 read from \$t0 while line 3 hasn't fetched the data from memory yet, causing a RAW hazard.

b. Show the pipeline diagram after inserting Data Forwarding Unit to overcome data dependencies: **(5 Points)**

1	2	3	4	5	6	7	8	9	10	11	12	13	14
IF	ID	EX	ME M	WB									
	IF	ID	EX	ME M	WB								
		IF	ID	EX	ME M	WB							
-	-	-	-	-	-	-	-	-	-				
				IF	ID	EX	ME M	WB					
					IF	ID	EX	ME M	WB				
	_20000	IF ID	IF ID EX	IF ID EX ME M IF ID EX	IF ID EX ME WB M WB M WB M WB M WB M M M M M M M M	IF ID EX ME WB M M WB M M WB M M M M	IF ID EX ME WB WB IT ID IF ID EX ME WB M WB IT ID EX IF ID EX IF ID EX IF ID EX	IF ID EX ME WB WB IT ID IF ID EX ME MB WB IT ID EX ME WB MI IT ID EX ME WB MI IT ID EX ME MB MI IT ID EX ME MB MI IT ID EX ME	IF ID EX ME MB WB II III IID EX ME MB WB III IID EX ME MB WB III IID EX ME MB WB III IID EX ME MB MI III IID EX ME MB MB MB WB MB WB MB WB MB WB MB	IF ID EX ME MB M WB WB M WB M	IF ID EX ME MB M WB WB M WB M	IF ID EX ME MB M WB ME M WB ME M WB ME M <	IF ID EX ME MB M WB WB M WB M

(c) If you did not use forwarding to handle data hazards as in (b), how many more clock cycles it will take to complete the instruction sequence above. (2 points)

3 more clock cycles

Instr.	1	2	3	4	5	6	7	8	9	10	11	12	13	14
Add \$s3, \$s2, \$s1	IF	ID	EX	ME M	WB									
-	-	-	-	-	-	-	-	-	-	-				
•	-	-	-	-	-	-	-	-	-	-				
Sub \$s4, \$s2, \$s3				IF	ID	EX	ME M	WB						
Lw \$t0, 8(\$s1)					IF	ID	EX	ME M	WB					
-	-	-	-	-	-	-	-	-	-	-				
-	-	-	-	-	-	-	-	-	-	-				
Addi \$t1, \$t0, 2								IF	ID	EX	ME M	WB		
Sw \$t0, 4(\$s1)									IF	ID	EX	ME M	WB	
MIPS Reference I	R op 31 I op 31	(7) At RUCTION FO ocode	omic test&se ORMATS rs 1 21 20	t rd 16 15 t 16 15	1 if pair atom	t func	tomic	\$t0-\$t7 \$s0-\$s7 \$t8-\$t9 \$k0-\$k1 \$gp \$sp	16-23 S 24-25 T 26-27 R 28 C 29 S	remporaries aved Tempor remporaries deserved for 0 folobal Pointer tack Pointer rame Pointer	OS Kernel r)))	No //es No Vo //es //es	

Duration: 40 min