

CSE 490/590 - Project 1 - Interacting with the Basys3 FPGA Board (with contribution from Haohua Feng and Alexander Bohosian)

What you need:


1. design sources:
 - working .v file(s), which is your project
 - test your design by running simulation, make sure it is working as expected.
2. Basys3 FPGA board
3. Bitstream of your design

More information at: <https://digilent.com/reference/programmable-logic/basys-3/start>

What to do (with demonstration):

- For demonstration, a simple counter is used. It has 1 input and 1 output. Each time the counter receives a positive edge signal it will increment by 1 and output the counter value.


1. Prepare your .v file(s)



```
1  `timescale 1ns / 1ps
2
3  module simple_counter(increment, out);
4      input increment;
5      output reg [15:0] out;
6
7      initial begin
8          out = 0;
9      end
10
11     always@(posedge increment) begin
12         out = out + 1;
13     end
14
15 endmodule
```


2. Create a .xdc constraints file

- The constraints file is used to inform Vivado what physical pins are on the FPGA board that we will be using or connecting to in relation to code that you wrote to describe the behavior of the FPGA. ([What is a Constraints File? - Digilent Reference](#))
 - There are two common ways to create the constraints files:
 - ◆ Create the .xdc file by add sources, then edit by your own.




CSE 490/590 - Project 1 - Interacting with the Basys3 FPGA Board

- ◆ Or a simpler way, see below.
- a) Set your target .v file as top, then run “Synthesis” in the flow navigator window or in the drop list of the “Flow” tab on the top.



You can just use the default setting and click on “OK”. Wait for it to be finished.

- b) Create a constraints file.
In the “I/O Ports” interface. Search “I/O Ports” in search bar if you cannot find it.




CSE 490/590 - Project 1 - Interacting with the Basys3 FPGA Board

c) Assign pins for the output and inputs of your module

- ◆ Set the "I/O Std" of all the ports to "LVCMOS33"

Name	Direction	Neg Diff Pair	Package Pin	Fixed	Bank	I/O Std
▼ All ports (17)						
▼ out (16)	OUT			<input type="checkbox"/>		LVCMOS33*
▼ Scalar ports (1)						
increment	IN			<input type="checkbox"/>		LVCMOS33*

- ◆ Take a look on the FPGA board and decide what pins will be mapped to wires in your design



For demonstration, I am using the 16 leds to represent the 16-bit binary output of my simple counter. (0: off, 1: on) And button <T17> as the input signal.

Name	Direction	Neg Diff Pair	Package Pin	Fixed	Bank	I/O Std
▼ All ports (17)						
▼ out (16)	OUT			<input checked="" type="checkbox"/>	(Multiple)	LVCMOS33*
out[15]	OUT		L1	<input checked="" type="checkbox"/>	35	LVCMOS33*
out[14]	OUT		P1	<input checked="" type="checkbox"/>	35	LVCMOS33*
out[13]	OUT		N3	<input checked="" type="checkbox"/>	35	LVCMOS33*
out[12]	OUT		P3	<input checked="" type="checkbox"/>	35	LVCMOS33*
out[11]	OUT		U3	<input checked="" type="checkbox"/>	34	LVCMOS33*
out[10]	OUT		W3	<input checked="" type="checkbox"/>	34	LVCMOS33*
out[9]	OUT		V3	<input checked="" type="checkbox"/>	34	LVCMOS33*
out[8]	OUT		V13	<input checked="" type="checkbox"/>	14	LVCMOS33*
out[7]	OUT		V14	<input checked="" type="checkbox"/>	14	LVCMOS33*
out[6]	OUT		U14	<input checked="" type="checkbox"/>	14	LVCMOS33*
out[5]	OUT		U15	<input checked="" type="checkbox"/>	14	LVCMOS33*
out[4]	OUT		W18	<input checked="" type="checkbox"/>	14	LVCMOS33*
out[3]	OUT		V19	<input checked="" type="checkbox"/>	14	LVCMOS33*
out[2]	OUT		U19	<input checked="" type="checkbox"/>	14	LVCMOS33*
out[1]	OUT		E19	<input checked="" type="checkbox"/>	14	LVCMOS33*
out[0]	OUT		U16	<input checked="" type="checkbox"/>	14	LVCMOS33*
▼ Scalar ports (1)						
incrim	IN		T17	<input checked="" type="checkbox"/>	14	LVCMOS33*

This will generate the .xdc file. Ctrl + S to name and save the .xdc file.

CSE 490/590 - Project 1 - Interacting with the Basys3 FPGA Board

d) Open the .xdc file just created




Add “set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets increment]” to it and save it. We are not using the build-in clock to run the simple counter, it is based on manual input signal “increment”.

```
1 set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets increment]
2
3 set_property IOSTANDARD LVCMOS33 [get_ports {out[15]}]
4 set_property IOSTANDARD LVCMOS33 [get_ports {out[14]}]
5 set_property IOSTANDARD LVCMOS33 [get_ports {out[13]}]
6 set_property IOSTANDARD LVCMOS33 [get_ports {out[12]}]
7 set_property IOSTANDARD LVCMOS33 [get_ports {out[11]}]
```

The constraint files is created

e) Run Implementation once the Synthesis is successfully completed.



or



Similar as the previous step, you can just use the default setting for “Launch Runs”. Wait for it to be finished.

3. Generate the bitstream

- Everytime you modify the .v files or I/O ports, you need to rerun the Synthesis and Implementations to update it.




CSE 490/590 - Project 1 - Interacting with the Basys3 FPGA Board


4. Connect the FPGA board to your computer and power it on

- Make sure you are using the proper micro-usb cable, however Vivado *might* be able to recognize the board if you are using a generic charging cable.


Go to “Open Hardware Manager” then click on “Open Target”, select “auto connect”




You should to see the “Hardware” window shows up with FPGA board listed in.




Right click on it and select “Program Device...”



Select your bitstream file to program the FPGA board.



CSE 490/590 - Project 1 - Interacting with the Basys3 FPGA Board




Now, you have successfully loaded the bitstream to the board.


Note: If the device is powered off or the PROG button is pressed, the bitstream will be lost and you will need to program the board again in Vivado.

Demonstration of the “Counter” running on the Basys 3 FPGA Board:

Test on board by pressing button T17:




counter: N/A 0 presses




counter: 1 1 press

CSE 490/590 - Project 1 - Interacting with the Basys3 FPGA Board




counter: 2 2 presses

.....



counter: 8 8 presses

.....



counter: 75 75 presses