

## CSE 490/590 Computer Architecture

### Complex Pipelining I

Steve Ko  
Computer Sciences and Engineering  
University at Buffalo

CSE 490/590, Spring 2011

### Last time...

- Virtual address caches
  - Virtually-indexed, physically-tagged cache design
- Aliasing problem
  - No issue when cache size < page size
- Using physical address L2 cache
  - When cache size > page size
  - L2 cache keeps a pointer to L1 cache
  - Disallows aliasing

CSE 490/590, Spring 2011

2

### Complex Pipelining: Motivation

Pipelining becomes complex when we want high performance in the presence of:

- Long latency or partially pipelined floating-point units
- Memory systems with variable access time
- Multiple arithmetic and memory units

CSE 490/590, Spring 2011

3

### Floating-Point Unit (FPU)

Much more hardware than an integer unit

Single-cycle FPU is a bad idea - *why?*

- it is common to have several FPU's
- it is common to have different types of FPU's  
*Fadd, Fmul, Fdiv, ...*
- an FPU may be pipelined, partially pipelined or not pipelined

*To operate several FPU's concurrently the FP register file needs to have more read and write ports*

CSE 490/590, Spring 2011

4

### Functional Unit Characteristics

*fully pipelined*



*partially pipelined*



Functional units have internal pipeline registers

- ⇒ operands are latched when an instruction enters a functional unit
- ⇒ inputs to a functional unit (e.g., register file) can change during a long latency operation

CSE 490/590, Spring 2011

5

### Floating-Point ISA

Interaction between the floating-point datapath and the integer datapath is determined largely by the ISA

MIPS ISA

- separate register files for FP and Integer instructions  
*the only interaction is via a set of move instructions (some ISA's don't even permit this)*
- separate load/store for FPR's and GPR's but both use GPR's for address calculation
- separate conditions for branches  
FP branches are defined in terms of condition codes

CSE 490/590, Spring 2011

6

## Realistic Memory Systems

Common approaches to improving memory performance


- caches
  - single cycle except in case of a miss  $\Rightarrow$  stall
- interleaved memory
  - multiple memory accesses  $\Rightarrow$  bank conflicts
- split-phase memory operations (separate memory request from response)
  - $\Rightarrow$  out-of-order responses

Latency of access to the main memory is usually much greater than one cycle and often unpredictable  
 Solving this problem is a central issue in computer architecture

CSE 490/590, Spring 2011

7

## Multiple Functional Units in Pipeline



CSE 490/590, Spring 2011

8


## Complex Pipeline Control Issues

- Structural conflicts at the execution stage if some FPU or memory unit is not pipelined and takes more than one cycle
- Structural conflicts at the write-back stage due to variable latencies of different functional units
- Out-of-order write hazards due to variable latencies of different functional units
- How to handle exceptions?

CSE 490/590, Spring 2011

9

## Complex In-Order Pipeline



Delay writeback so all operations have same latency to W stage


- Write ports never oversubscribed (one inst. in & one inst. out every cycle)
- Stall pipeline on long latency operations, e.g., divides, cache misses
- Handle exceptions in-order at commit point

How to prevent increased writeback latency from slowing down single cycle integer operations? **Bypassing**

CSE 490/590, Spring 2011

10

## In-Order Superscalar Pipeline



- Fetch two instructions per cycle; issue both simultaneously if one is integer/memory and other is floating point
- Inexpensive way of increasing throughput, examples include Alpha 21064 (1992) & MIPS R5000 series (1996)
- Same idea can be extended to wider issue by duplicating functional units (e.g. 4-issue UltraSPARC) but regfile ports and bypassing costs grow quickly

CSE 490/590, Spring 2011

11

## Types of Data Hazards

Consider executing a sequence of type of instructions

$$r_k \leftarrow r_i \text{ op } r_j$$

**Data-dependence**

$$r_3 \leftarrow r_1 \text{ op } r_2 \quad \text{Read-after-Write (RAW) hazard}$$

$$r_5 \leftarrow r_3 \text{ op } r_4$$

**Anti-dependence**

$$r_3 \leftarrow r_1 \text{ op } r_2 \quad \text{Write-after-Read (WAR) hazard}$$

$$r_1 \leftarrow r_4 \text{ op } r_5$$

**Output-dependence**

$$r_3 \leftarrow r_1 \text{ op } r_2 \quad \text{Write-after-Write (WAW) hazard}$$

$$r_3 \leftarrow r_6 \text{ op } r_7$$

CSE 490/590, Spring 2011

12

## Register vs. Memory Dependence

Data hazards due to register operands can be determined at the decode stage *but*

data hazards due to memory operands can be determined only after computing the effective address


```
store    M[r1 + disp1] ← r2
load     r3 ← M[r4 + disp2]
```

Does  $(r_1 + disp1) = (r_4 + disp2)$  ?

CSE 490/590, Spring 2011

13

## Data Hazards: An Example




RAW Hazards  
WAR Hazards  
WAW Hazards

CSE 490/590, Spring 2011

14

## Instruction Scheduling



Valid orderings:

in-order  $I_1$   $I_2$   $I_3$   $I_4$   $I_5$   $I_6$   
 out-of-order  $I_2$   $I_1$   $I_3$   $I_4$   $I_5$   $I_6$   
 out-of-order  $I_1$   $I_2$   $I_3$   $I_5$   $I_4$   $I_6$

CSE 490/590, Spring 2011

15

## Out-of-order Completion

In-order Issue

$I_1$	DIVD	f6, f6, f4	Latency	4
$I_2$	LD	f2, 45(r3)		1
$I_3$	MULTD	f0, f2, f4		3
$I_4$	DIVD	f8, f6, f2		4
$I_5$	SUBD	f10, f0, f6		1
$I_6$	ADDD	f6, f8, f2		1
in-order comp		1 2	1 2 3 4	3 5 4 6 5 6
out-of-order comp		1 2 2 3	1 4 3 5 5 4	6 6

CSE 490/590, Spring 2011

16

## CSE 490/590 Administrivia

- Midterm on Friday, 3/4
- Review on Wednesday, 3/2
- Project 1 deadline: Friday, 3/11
- CSE machines are available for projects
  - Thin clients & SSH only for simulation
  - Linux & Windows machines @ 216 Bell for board
- Office hours will be posted again.
  - At least next week, it'll be Wed after class until 2pm.

CSE 490/590, Spring 2011

17

## CDC 6600 Seymour Cray, 1963



- A fast pipelined machine with 60-bit words
  - 128 Kword main memory capacity, 32 banks
- Ten functional units (parallel, unpipelined)
  - Floating Point: adder, 2 multipliers, divider
  - Integer: adder, 2 incrementers, ...
- Hardwired control (no microcoding)
- Scoreboard for dynamic scheduling of instructions
- Ten Peripheral Processors for Input/Output
  - a fast multi-threaded 12-bit integer ALU
- Very fast clock, 10 MHz (FP add in 4 clocks)
- >400,000 transistors, 750 sq. ft., 5 tons, 150 kW, novel freon-based technology for cooling
- Fastest machine in world for 5 years (until 7600)
  - over 100 sold (\$7-10M each)

CSE 490/590, Spring 2011

18

## IBM Memo on CDC6600

Thomas Watson Jr., IBM CEO, August 1963:

*"Last week, Control Data ... announced the 6600 system. I understand that in the laboratory developing the system there are only 34 people including the janitor. Of these, 14 are engineers and 4 are programmers... Contrasting this modest effort with our vast development activities, I fail to understand why we have lost our industry leadership position by letting someone else offer the world's most powerful computer."*

To which Cray replied: *"It seems like Mr. Watson has answered his own question."*

CSE 490/590, Spring 2011

19

## CDC 6600: A Load/Store Architecture

- Separate instructions to manipulate three types of reg.
  - 8 60-bit data registers (X)
  - 8 18-bit address registers (A)
  - 8 18-bit index registers (B)

opcode | i | j | k       $R_i \leftarrow (R_j) \text{ op } (R_k)$

- All arithmetic and logic instructions are reg-to-reg

opcode | i | j | disp       $R_i \leftarrow M[(R_j) + \text{disp}]$


- Only Load and Store instructions refer to memory!
  - 6 to 7 initiates a load
  - 6 to 7 initiates a store

- very useful for vector operations

CSE 490/590, Spring 2011

20

## CDC 6600: Datapath



CSE 490/590, Spring 2011

21


## CDC6600 ISA designed to simplify high-performance implementation

- Use of three-address, register-register ALU instructions simplifies pipelined implementation
  - No implicit dependencies between inputs and outputs
- Decoupling setting of address register (Ar) from retrieving value from data register (Xr) simplifies providing multiple outstanding memory accesses
  - Software can schedule load of address register before use of value
  - Can interleave independent instructions inbetween
- CDC6600 has multiple parallel but unpipelined functional units
  - E.g., 2 separate multipliers
- Follow-on machine CDC7600 used pipelined functional units
  - Foreshadows later RISC designs

CSE 490/590, Spring 2011

22

## Complex Pipeline



Can we solve write hazards without equalizing all pipeline depths and without bypassing?

CSE 490/590, Spring 2011

23

## When is it Safe to Issue an Instruction?

Suppose a data structure keeps track of all the instructions in all the functional units

The following checks need to be made before the Issue stage can dispatch an instruction

- Is the required function unit available?
- Is the input data available?  $\Rightarrow$  RAW?
- Is it safe to write the destination?  $\Rightarrow$  WAR? WAW?
- Is there a structural conflict at the WB stage?

CSE 490/590, Spring 2011

24

## A Data Structure for Correct Issues

Keeps track of the status of Functional Units

Name	Busy	Op	Dest	Src1	Src2
Int					
Mem					
Add1					
Add2					
Add3					
Mult1					
Mult2					
Div					

*The instruction  $i$  at the Issue stage consults this table*

FU available? check the busy column  
RAW? search the dest column for  $i$ 's sources  
WAR? search the source columns for  $i$ 's destination  
WAW? search the dest column for  $i$ 's destination

*An entry is added to the table if no hazard is detected;  
An entry is removed from the table after Write-Back*

CSE 490/590, Spring 2011

25

## Acknowledgements

- These slides heavily contain material developed and copyright by
  - Krste Asanovic (MIT/UCB)
  - David Patterson (UCB)
- And also by:
  - Arvind (MIT)
  - Joel Emer (Intel/MIT)
  - James Hoe (CMU)
  - John Kubiatowicz (UCB)
- MIT material derived from course 6.823
- UCB material derived from course CS252

CSE 490/590, Spring 2011

26