

CSE 490/590 Computer Architecture

ILP I

Steve Ko
Computer Sciences and Engineering
University at Buffalo

CSE 490/590, Spring 2011

Last time...


- Scoreboard
 - Data structure that keeps track of dependencies among instructions
- In-order limitations
 - Out-of-order alone cannot solve
- Register renaming
 - Overcoming the restriction caused by the # of registers

CSE 490/590, Spring 2011

2

Instruction-level Parallelism via Renaming

Inst#	Op	Op1	Op2	Op3	Latency
1	LD	F2,	34(R2)		1
2	LD	F4,	45(R3)		long
3	MULTD	F6,	F4,	F2	3
4	SUBD	F8,	F2,	F2	1
5	DIVD	F4',	F2,	F8	4
6	ADD	F10,	F6,	F4'	1




In-order: 1 (2,1) 2 3 4 4 3 5 5 6 6
Out-of-order: 1 (2,1) 4 4 5 2 (3,5) 3 6 6

Any antidependence can be eliminated by renaming.
(renaming \Rightarrow additional storage)
Can it be done in hardware? **yes!**

CSE 490/590, Spring 2011

3

Register Renaming




- Decode does register renaming and adds instructions to the issue stage reorder buffer (ROB)
 - \Rightarrow renaming makes WAR or WAW hazards impossible
- Any instruction in ROB whose RAW hazards have been satisfied can be dispatched.
 - \Rightarrow Out-of-order or dataflow execution

CSE 490/590, Spring 2011

4

Dataflow Execution



- Instruction slot is candidate for execution when:
- It holds a valid instruction ("use" bit is set)
 - It has not already started execution ("exec" bit is clear)
 - Both operands are available (p1 and p2 are set)

CSE 490/590, Spring 2011

5

Renaming & Out-of-order Issue

An example

Renaming table		Reorder buffer								
	p	data	Ins#	use	exec	op	p1	src1	p2	src2
F1			1	0	0	LD				
F2		v1	2	0	0	LD				
F3			3	1	0	MUL	0	v2	1	v1
F4		t5	4	0	0	SUB	1	v1	1	v1
F5			5	1	0	DIV	1	v1	0	v4
F6										
F7		t3								
F8		v4								

1	LD	F2,	34(R2)
2	LD	F4,	45(R3)
3	MULTD	F6,	F4, F2
4	SUBD	F8,	F2, F2
5	DIVD	F4,	F2, F8
6	ADD	F10,	F6, F4

- When are tags in sources replaced by data?
Whenever an FU produces data
- When can a name be reused?
Whenever an instruction completes

CSE 490/590, Spring 2011

6

Data-Driven Execution

Renaming table & reg file

Reorder buffer

Replacing the tag by its value is an expensive operation

Ins# use exec op p1 src1 p2 src2 t_1
 t_2
 \dots
 t_n

Load Unit FU FU Store Unit

< t , result >

- Instruction template (i.e., tag t) is allocated by the Decode stage, which also associates tag with register in regfile
- When an instruction completes, its tag is deallocated

CSE 490/590, Spring 2011 7

Simplifying Allocation/Deallocation

Ins# use exec op p1 src1 p2 src2 t_1
 t_2
 \dots
 t_n

ptr₂ next to deallocate

ptr₁ next available

Reorder buffer

Instruction buffer is managed circularly

- "exec" bit is set when instruction begins execution
- When an instruction completes its "use" bit is marked free
- ptr₂ is incremented only if the "use" bit is marked free

CSE 490/590, Spring 2011 8

IBM 360/91 Floating-Point Unit

R. M. Tomasulo, 1967

load buffers (from memory)

Instructions

Floating-Point Reg

Distribute instruction templates by functional units

store buffers (to memory)

Common bus ensures that data is made available immediately to all the instructions waiting for it. Match tag, if equal, copy value & set presence "p".

CSE 490/590, Spring 2011 9

Effectiveness?

Renaming and Out-of-order execution was first implemented in 1969 in IBM 360/91 but did not show up in the subsequent models until mid-Nineties.

Why ?

Reasons

1. Effective on a very small class of programs
2. Memory latency a much bigger problem
3. Exceptions not precise!

One more problem needed to be solved

Control transfers

CSE 490/590, Spring 2011 10

CSE 490/590 Administrivia

- No office hours this week
 - Appointment via email if needed
 - Project-related questions → fastest: Safwan or Jangyoung
- Guest Lecture by Prof. Kris Schindler on Wed
- Guest lecture by Prof. Tevfik Kosar on Fri

CSE 490/590, Spring 2011 11

Precise Interrupts

It must appear as if an interrupt is taken between two instructions (say I_i and I_{i+1})

- the effect of all instructions up to and including I_i is totally complete
- no effect of any instruction after I_i has taken place

The interrupt handler either aborts the program or restarts it at I_{i+1} .

CSE 490/590, Spring 2011 12

Effect on Interrupts

Out-of-order Completion

I_1	DIVD	f6,	f6,	f4
I_2	LD	f2,	45(r3)	
I_3	MULTD	f0,	f2,	f4
I_4	DIVD	f8,	f6,	f2
I_5	SUBD	f10,	f0,	f6
I_6	ADD	f6,	f8,	f2


out-of-order comp 1 2 3 1 4 3 5 5 4 6 6
 Consider interrupts restore f2 restore f10

Precise interrupts are difficult to implement at high speed
 - want to start execution of later instructions before
 exception checks finished on earlier instructions

CSE 490/590, Spring 2011

13

Exception Handling (In-Order Five-Stage Pipeline)




- Hold exception flags in pipeline until commit point (M stage)
- Exceptions in earlier pipe stages override later exceptions
- Inject external interrupts at commit point (override others)
- If exception at commit: update Cause and EPC registers, kill all stages, inject handler PC into fetch stage

CSE 490/590, Spring 2011

14

Phases of Instruction Execution



CSE 490/590, Spring 2011

15

Acknowledgements

- These slides heavily contain material developed and copyright by
 - Krste Asanovic (MIT/UCB)
 - David Patterson (UCB)
- And also by:
 - Arvind (MIT)
 - Joel Emer (Intel/MIT)
 - James Hoe (CMU)
 - John Kubiatowicz (UCB)
- MIT material derived from course 6.823
- UCB material derived from course CS252

CSE 490/590, Spring 2011

16