

### MIPS Branches and Jumps


Each instruction fetch depends on one or two pieces of information from the preceding instruction:

- 1) Is the preceding instruction a taken branch?
- 2) If so, what is the target address?

Instruction	Taken known?	Target known?
J	After Inst. Decode	After Inst. Decode
JR	After Inst. Decode	After Reg. Fetch
BEQZ/BNEZ	After Reg. Fetch*	After Inst. Decode

\*Assuming zero detect on register read

CSE 490/590, Spring 2011 10



- ### Reducing Control Flow Penalty
- Software solutions**
- Eliminate branches - loop unrolling  
Increases the run length
  - Reduce resolution time - instruction scheduling  
Compute the branch condition as early as possible (of limited value)
- Hardware solutions**
- Find something else to do - delay slots  
Replaces pipeline bubbles with useful work (requires software cooperation)
  - Speculate - branch prediction  
Speculative execution of instructions beyond the branch
- CSE 490/590, Spring 2011 12

## CSE 490/590 Administrivia

- Project 1 & midterm grading mostly done
  - Will distribute on Wed
  - Regrading -> Jangyoung
- Project 2
  - Start early!

CSE 490/590, Spring 2011

13

## Branch Prediction

### Motivation:

Branch penalties limit performance of deeply pipelined processors

Modern branch predictors have high accuracy (>95%) and can reduce branch penalties significantly

### Required hardware support:

Prediction structures:

- Branch history tables, branch target buffers, etc.

Mispredict recovery mechanisms:


- Keep result computation separate from commit
- Kill instructions following branch in pipeline
- Restore state to state following branch

CSE 490/590, Spring 2011

14

## Static Branch Prediction

Overall probability a branch is taken is ~60-70% but:



ISA can attach preferred direction semantics to branches, e.g., Motorola MC88110  
 bne0 (preferred taken) beq0 (not taken)

ISA can allow arbitrary choice of statically predicted direction, e.g., HP PA-RISC, Intel IA-64  
 typically reported as ~80% accurate

CSE 490/590, Spring 2011

15

## Dynamic Branch Prediction

learning based on past behavior

### Temporal correlation

The way a branch resolves may be a good predictor of the way it will resolve at the next execution

### Spatial correlation


Several branches may resolve in a highly correlated manner (a preferred path of execution)

CSE 490/590, Spring 2011

16

## Branch Prediction Bits

- Assume 2 BP bits per instruction
- Change the prediction after two consecutive mistakes!




BP state:  
 (predict take/¬take) × (last prediction right/wrong)

CSE 490/590, Spring 2011

17

## Branch History Table



CSE 490/590, Spring 2011

18

## Acknowledgements

- These slides heavily contain material developed and copyright by
  - Krste Asanovic (MIT/UCB)
  - David Patterson (UCB)
- And also by:
  - Arvind (MIT)
  - Joel Emer (Intel/MIT)
  - James Hoe (CMU)
  - John Kubiatowicz (UCB)
- MIT material derived from course 6.823
- UCB material derived from course CS252