

CSE 490/590 Computer Architecture

Putting it all together: Intel Nehalem

Steve Ko
Computer Sciences and Engineering
University at Buffalo

CSE 490/590, Spring 2011

Intel Nehalem


- Review entire semester by looking at most recent microprocessor from Intel
- Nehalem is code name for microarchitecture at heart of Core i7 and Xeon 5500 series server chips
- First released at end of 2008

- Figures/Info from Intel, David Kanter at Real World Technologies.

CSE 490/590, Spring 2011

2


Nehalem System Example: Apple Mac Pro Desktop 2009



CSE 490/590, Spring 2011

3


Nehalem Design Scalable Via Modularity



CSE 490/590, Spring 2011


4

Nehalem Die Photo




CSE 490/590, Spring 2011

5






6



- ### Branch Prediction
- Part of instruction fetch unit
 - Several different types of branch predictor
 - Details not public
 - Two-level BTB
 - Loop count predictor
 - How many backwards taken branches before loop exit
 - (Also predictor for length of microcode loops, e.g., string move)
 - Return Stack Buffer
 - Holds subroutine targets
 - Renames the stack buffer so that it is repaired after mispredicted returns
 - Separate return stack buffer for each SMT thread
- CSE 490/590, Spring 2011 8

- ### x86 Decoding
- Translate up to 4 x86 instructions into uOPS each cycle
 - Only first x86 instruction in group can be complex (maps to 1-4 uOPS), rest must be simple (map to one uOP)
 - Even more complex instructions, jump into microcode engine which spits out stream of uOPS
- CSE 490/590, Spring 2011 9




SMT effects in OoO Execution Core

- Reorder buffer (remembers program order and exception status for in-order commit) has 128 entries divided statically and equally between both SMT threads
- Reservation stations (instructions waiting for operands for execution) have 36 entries competitively shared by threads

CSE 490/590, Spring 2011

13

Nehalem Memory Hierarchy Overview




CSE 490/590, Spring 2011

14

All Sockets can Access all Data

Local Memory Access
~60ns




CSE 490/590, Spring 2011

15


Core's Private Memory System

- Load queue 48 entries
- Store queue 32 entries
- Divided statically between SMT threads
- Up to 16 outstanding misses in flight per core



CSE 490/590, Spring 2011

16



CSE 490/590, Spring 2011

18

Cache Hierarchy Latencies

- L1 32KB 8-way, latency 4 cycles
- L2 256KB 8-way, latency <12 cycles
- L3 8MB, 16-way, latency 30-40 cycles
- DRAM, latency ~180-200 cycles

Nehalem Virtual Memory Details

- Implements 48-bit virtual address space, 40-bit physical address space
- Two-level TLB
- I-TLB (L1) has shared 128 entries 4-way associative for 4KB pages, plus 7 dedicated fully-associative entries per SMT thread for large page (2/4MB) entries
- D-TLB (L1) has 64 entries for 4KB pages and 32 entries for 2/4MB pages, both 4-way associative, dynamically shared between SMT threads
- Unified L2 TLB has 512 entries for 4KB pages only, also 4-way associative
- Additional support for system-level virtual machines

CSE 490/590, Spring 2011

19


Virtualization Support

- TLB entries tagged with virtual machine and address space ID
 - No need to flush on context switches between VMs
- Hardware page table walker can walk guest-physical to host-physical mapping tables
 - Fewer traps to hypervisor

CSE 490/590, Spring 2011

20


Core Area Breakdown



CSE 490/590, Spring 2011

21

(Nehalem) Turbo Mode



CSE 490/590, Spring 2011

22

CSE 490/590 Administrivia

- Keyboards available for pickup at my office
- Project 2: less than 2 weeks left (Deadline 5/2)
 - Will have demo sessions
- No class on 5/2 (finish the project!)
- Final exam: Thursday 5/5, 11:45pm – 2:45pm
- Project 2 + Final = 55%

CSE 490/590, Spring 2011

23

Acknowledgements

- These slides heavily contain material developed and copyright by
 - Krste Asanovic (MIT/UCB)
 - David Patterson (UCB)
- And also by:
 - Arvind (MIT)
 - Joel Emer (Intel/MIT)
 - James Hoe (CMU)
 - John Kubiatowicz (UCB)
- MIT material derived from course 6.823
- UCB material derived from course CS252

CSE 490/590, Spring 2011

24