

# CSE 490/590 Computer Architecture

## MIPS Review & Pipelining I

Steve Ko  
Computer Sciences and Engineering  
University at Buffalo

CSE 490/590, Spring 2011

### Last Time...


- An ISA can have multiple implementations
- (Briefly) CISC vs. RISC
  - CISC: microcoded (macro instructions & microinstructions)
  - RISC: combinational logic
- MIPS microarchitecture
  - Good RISC example
  - Fixed format instructions
  - Load/store architecture with single address mode
  - Simple branch
- Will continue on this today...

CSE 490/590, Spring 2011


2

### MIPS Instruction Formats


Register-Register




Register-Immediate



Branch (Same format as Reg-Imm)



Jump / Call




CSE 490/590, Spring 2011

3

### Reg-Reg Instructions

Register-Register




- Op (e.g., 0) encodes that this is a reg-reg instruction
- Func encodes the datapath operations (add, sub, etc.)
- $Rd \leftarrow (Rs1) \text{ Func } (Rs2)$
- ADD R1,R2,R3
  - Add
  - $\text{Reg}[R1] \leftarrow \text{Regs}[R2] + \text{Regs}[R3]$

CSE 490/590, Spring 2011

4

### Reg-Imm Instructions

Register-Immediate




- $Rd \leftarrow (Rs1) \text{ Op } (\text{Imm})$
- ADDI R1,R2,#3
  - Add immediate
  - $\text{Regs}[R1] \leftarrow \text{Regs}[R2] + 3$
- LD R1,30(R2)
  - Load word
  - $\text{Regs}[R1] \leftarrow \text{Mem}[30 + \text{Regs}[R2]]$
- BEQZ R4, name
  - Branch equal zero
  - If  $(\text{Regs}[R4] == 0)$  PC  $\leftarrow$  name

CSE 490/590, Spring 2011

5

### Jump / Call

Jump / Call



- $Rd \leftarrow (Rs1) \text{ Op } (\text{Imm})$
- J name
  - Jump
  - $PC_{6..31} \leftarrow \text{name}$
- JAL name
  - Jump and link
  - $\text{Regs}[R31] \leftarrow PC + 4; PC_{6..31} \leftarrow \text{name}$

CSE 490/590, Spring 2011

6

## Implementing MIPS:

### Single-cycle per instruction datapath & control logic

CSE 490/590, Spring 2011 7

### Datapath: Reg-Reg ALU Instructions

CSE 490/590, Spring 2011 8

### Datapath: Reg-Imm ALU Instructions

CSE 490/590, Spring 2011 9

### Conflicts in Merging Datapath

CSE 490/590, Spring 2011 10

### Datapath for ALU Instructions

CSE 490/590, Spring 2011 11


### Datapath for Memory Instructions

Should program and data memory be separate?

- Harvard style: separate* (Aiken and Mark 1 influence)
  - read-only program memory
  - read/write data memory
- Note: Somehow there must be a way to load the program memory
- Princeton style: the same* (von Neumann's influence)
  - single read/write memory for program and data
- Note: A Load or Store instruction requires accessing the memory more than once during its execution

CSE 490/590, Spring 2011 12

### Load/Store Instructions: Harvard Datapath



13

### CSE 490/590 Administrivia


- Please purchase a BASYS2 board (100K) as soon as possible.
  - Projects should be done individually.
- Quiz 1
  - Fri, 2/4
  - Closed book, in-class
  - 10%
- Class cancelled on Fri, 4/15
  - Will update the schedule

CSE 490/590, Spring 2011


14

### MIPS Control Instructions


Conditional (on GPR) PC-relative branch



Unconditional register-indirect jumps



Unconditional absolute jumps




- PC-relative branches add offset\*4 to PC+4 to calculate the target address (offset is in words): ±128 KB range
- Absolute jumps append target\*4 to PC<31:28> to calculate the target address: 256 MB range
- jump-&-link stores PC+4 into the link register (R31)

CSE 490/590, Spring 2011


15

### Conditional Branches (BEQZ, BNEZ)




16

### Register-Indirect Jumps (JR)





17

### Register-Indirect Jump-&-Link (JALR)



18



### Single-Cycle Hardwired Control:

*Harvard architecture*

We will assume

- clock period is sufficiently long for all of the following steps to be "completed":

1. instruction fetch
2. decode and register fetch
3. ALU operation
4. data fetch if required
5. register write-back setup time

$$\Rightarrow t_c > t_{IFetch} + t_{RFetch} + t_{ALU} + t_{DMem} + t_{RWB}$$

- At the rising edge of the following clock, the PC, the register file and the memory are updated

CSE 490/590, Spring 2011 21

### Pipelined MIPS

CSE 490/590, Spring 2011 22

### An Ideal Pipeline

- All objects go through the same stages
- No sharing of resources between any two stages
- Propagation delay through all pipeline stages is equal
- The scheduling of an object entering the pipeline is not affected by the objects in other stages

*These conditions generally hold for industrial assembly lines.  
But can an instruction pipeline satisfy the last condition?*

CSE 490/590, Spring 2011 23


### Pipelined MIPS

To pipeline MIPS:

- First build MIPS without pipelining with CPI=1
- Next, add pipeline registers to reduce cycle time while maintaining CPI=1

CSE 490/590, Spring 2011 24

## Pipelined Datapath



Clock period can be reduced by dividing the execution of an instruction into multiple cycles

$$t_c > \max \{t_{IM}, t_{RF}, t_{ALU}, t_{DM}, t_{RW}\} (= t_{DM} \text{ probably})$$

However, CPI will increase unless instructions are pipelined

CSE 490/590, Spring 2011

25

## “Iron Law” of Processor Performance

$$\frac{\text{Time}}{\text{Program}} = \frac{\text{Instructions}}{\text{Program}} \cdot \frac{\text{Cycles}}{\text{Instruction}} \cdot \frac{\text{Time}}{\text{Cycle}}$$




- Instructions per program depends on source code, compiler technology, and ISA
- Cycles per instructions (CPI) depends upon the ISA and the microarchitecture
- Time per cycle depends upon the microarchitecture and the base technology

Microarchitecture	CPI	cycle time
Microcoded	>1	short
Single-cycle unpipelined	1	long
Pipelined	1	short

CSE 490/590, Spring 2011

26

## CPI Examples



CSE 490/590, Spring 2011

27

## Technology Assumptions

- A small amount of very fast memory (caches) backed up by a large, slower memory
- Fast ALU (at least for integers)
- Multiported Register files (slower!)

Thus, the following timing assumption is reasonable

$$t_{IM} \approx t_{RF} \approx t_{ALU} \approx t_{DM} \approx t_{RW}$$

A 5-stage pipeline will be the focus of our detailed design

- some commercial designs have over 30 pipeline stages to do an integer add!

CSE 490/590, Spring 2011

28

## Acknowledgements

- These slides heavily contain material developed and copyright by
  - Krste Asanovic (MIT/UCB)
  - David Patterson (UCB)
- And also by:
  - Arvind (MIT)
  - Joel Emer (Intel/MIT)
  - James Hoe (CMU)
  - John Kubiatowicz (UCB)
- MIT material derived from course 6.823
- UCB material derived from course CS252

CSE 490/590, Spring 2011

29