







Observed Bus Cycle	Cache State	Cache Action
	Address not cached	No action
DMA Read	Cached, unmodified	No action
Memory → Disk	Cached, modified	Cache intervenes
	Address not cached	No action
DMA Write	Cached, unmodified	Cache purges its cop
Disk →Memory	Cached, modified	???















## **Acknowledgements**

- These slides heavily contain material developed and copyright by
  - Krste Asanovic (MIT/UCB)David Patterson (UCB)
- And also by:
- Arvind (MIT)
  - Joel Emer (Intel/MIT)
  - James Hoe (CMU)
  - John Kubiatowicz (UCB)
- MIT material derived from course 6.823
- UCB material derived from course CS252

CSE 490/590, Spring 2011

15