Research Article

Reconfigurable missile-borne SAR imaging SoC design

ISSN 1751-8784 Received on 10th June 2018 Revised 3rd December 2018 Accepted on 3rd January 2019 E-First on 5th February 2019 doi: 10.1049/iet-rsn.2018.5248 www.ietdl.org

Engineering and Technology

Journals

The Institution of

Chenguang Guo^{1,2} ∞, Jiancheng Xu¹, Wenyao Xu³, Hui Zhang⁴

¹School of Electronics and Information, Northwestern Polytechnical University, No.127 West Youyi Road, Beilin District, Xi'an, People's Republic of China

²Third Design Department, Beijing Microelectronics Technology Institute, No.J07 Business Park Building, High-tech Zone, Xi'an, People's Republic of China

³Department of Computer Science & Engineering, University at Buffalo, the State University of New York, No.330 Davis Hall Buffalo, USA ⁴Image and Signal Processing Department, Beijing Huahang Radio Measurement Institute, No.3 Hepingli Nanjie, Dongcheng District, People's Republic of China

⊠ E-mail: nvs_2008@126.com

Abstract: With the rapid development of the integrated circuit manufacturing technology and the radar technology, the demand for miniaturisation, low power consumption, and real-time performance of synthetic aperture radar (SAR) imaging system is becoming higher and higher. By designing reconfigurable IP cores and configuring parameters through CPU, a reconfigurable missile-borne SAR imaging SoC chip based on IP reuse is designed to meet this urgent demand. Using 0.13µm CMOS process, the SoC chip has been taped out and verified successfully. Compared with the traditional 'DSP + FPGA' platform, this chip can ensure the real-time performance of the missile-borne SAR imaging system and has more advantages in scale and power consumption.

1 Introduction

SAR is an all-weather microwave remote sensing technology [1, 2]. By emitting large time-bandwidth radar signals, the pulse compression processing technology for radar echo data can obtain high range line resolution, and the relative motion which can form an equivalent synthetic aperture antenna array between radar platform and target can obtain high azimuth line resolution. Therefore, SAR imaging systems can provide high resolution and high precision two-dimensional images.

With the development of radar technology, the SAR imaging technology is widely used in the missile-guidance system [3–6]. The missile-borne SAR imaging system has certain requirements of miniaturisation, low power consumption, and real-time performance, and usually needs to work in many different modes. Due to the complexity of the missile-borne SAR imaging algorithms, the volume of the radar imaging system is usually very huge, with high power consumption and cost, which is increasingly not suitable for the development of the missile technology.

The SAR imaging system usually uses high performance FPGA and DSP chips for signal processing [7–11], which is not as good as the application-specific integrated circuit (ASIC) in the aspects of real-time, reliability, small-scale and low power consumption. Taking a commonly used SAR imaging system as an example, the whole system is made up of two PCB boards. As shown in Fig. 1,



Fig. 1 SAR imaging system hardware topology

the main computing unit consists of many foreign high-end FPGA and DSP chips, with a large-scale and a total power consumption of over 100 W. Using TMS320C6678 of TI as DSP with the image size of each frame is $8192 \times 2048 \times 64$, the operation time of a 8 K floating-point FFT is about 0.48 ms when the operating frequency is 100 MHz, which means that the system's real-time performance cannot be guaranteed. Therefore, with the improvement of the integrated circuit technology, the ASIC design method which can integrate CPU, all kinds of interfaces and key IP cores on a single chip, can effectively meet the requirements of SAR imaging applications.

In order to improve the performance of SAR imaging system, there are many good solutions based on improved algorithms [12–17]. However, according to the trend of the missile-borne SAR imaging system, this paper presents a reconfigurable missile-borne SAR imaging SoC chip based on IP reuse, which can be applied to most of the FFT-based SAR imaging algorithms. Several reconfigurable IP cores have been designed. By configuring parameters through CPU, reconfiguration in and among modules will be done to control data flow and implement different functions. Meanwhile, the main data flow will not pass through the CPU to reduce the workload of CPU and improve the real-time performance of the system.

The rest of this paper is organised as follows. Section 2 introduces the processing of the missile-borne SAR imaging signal. Then, the reconfigurable missile-borne SAR imaging SoC design is given in Section 3. Section 4 presents a board-level verification platform and its simulation results. Finally, conclusions are drawn in Section 5.

2 Processing of missile-borne SAR imaging signal

Take the side-looking Range-Doppler (RD) processing algorithm with motion compensation as an example, while the size of each raw-echo frame is 8192×2048 , and the size of each SAR-image frame is 4096×2048 . The real part and the imaginary part of each data are both 32-bit-wide. As shown in Fig. 2, the processing of the missile-borne SAR imaging signal includes four steps:

- i. Range line pulse compression: Before node 1, the range line FFT (8K-point) transform is applied to the raw echo data, then the transformed data are multiplied by the pulse compression matching function (PCMF) and the linear phase function (LPF) to correct range walk. Finally, the range line IFFT (8K-point) transform of the compensated data is performed.
- ii. Parameters estimation based on motion compensation: According to the need of image processing, the data output by the range line pulse compression are truncated to 4096 × 2048 in range line, then divided into many blocks in azimuth line to estimate the Doppler frequency rate (Fdr) with the Correlative Function method [8] and the Doppler centroid frequency (Fdc) with the Map Drift method [18]. The Fdr is used for the Doppler rate error compensation based on the range line matching function (RMF), and the Fdc is used for the Doppler centroid offset compensation based on the azimuth line matching function (AMF), respectively.
- iii. Second range line compensation: Compensation for the Doppler rate error in frequency domain between node 1 and node 2. According to the need of image processing, the data output by the range line pulse compression are truncated to 4096×2048 in range line too. Therefore, the point number of the corresponding FFT and IFFT is 4 K.
- iv. Azimuth line deformation correction: Compensation for the Doppler centroid offset in frequency domain and correction for the azimuth line deformation between node 2 and node 3, after which the final SAR images can be output. The corresponding point number of the FFT and IFFT is 2 K due to matrix transpose between the range line and the azimuth line.

The Doppler rate and the Doppler centroid are estimated when the amount of echo data is corresponding to the size of the SAR image. Meanwhile, matrix transposes are necessary for the SAR imaging system between range line and azimuth line switching. The place where the data need to be transposed is shown in Fig. 2 by node 2. The real-time performance of the main data flow is affected by FFT, IFFT, matching function, memory access efficiency etc.

3 Reconfigurable missile-borne SAR imaging SoC design

In order to ensure the miniaturisation and real-time performance of the SAR imaging SoC chip, this paper has designed several reusable reconfigurable IP cores to save hardware resources, and a dedicated memory management unit (MMU) to improve memory access efficiency. The operation of main data flow will be implemented in the ASIC way to improve the operation speed. Finally, by configuring parameters through CPU, the process of the side-looking RD algorithm with motion compensation shown in Fig. 2 will be finished through a few hardware resources.

3.1 Reconfigurable IP cores

3.1.1 FFT/IFFT: There are a total of four times of FFT operation and three times of IFFT operation in Fig. 2. For pipeline processing, nodes are usually partitioned according to the needs of data storage, such as the three nodes in Fig. 2. According to the process of the side-looking RD algorithm, if IP cores can be reused, only two FFTs and one IFFT are needed.

This paper designs a floating-point high-speed FFT/IFFT core based on mixed radix-2/4, as shown in Fig. 3. There are several optional parameters, such as time and frequency domain selection (DIT/DIF), forward and inverse transform selection (FFT/IFFT), point number (NFFT), and precision (PRE). These parameters are configured by CPU timely to achieve different functions and meet the IP reuse requirements.

3.1.2 Arithmetic acceleration unit (ACU): During the process of the side-looking RD algorithm with motion compensation, there are many phase compensation operations. In order to simplify these arithmetic logic operations, a reconfigurable arithmetic unit has been specially designed to accelerate the operations. The

IET Radar Sonar Navig., 2019, Vol. 13 Iss. 5, pp. 776-780 © The Institution of Engineering and Technology 2019



Fig. 2 Process of the side-looking RD algorithm with motion compensation



Fig. 3 Floating-point high-speed FFT/IFFT core based on mixed radix-2/4



Fig. 4 Architecture of the ACU

compensation factors of the matching function can be summed up as formula (1).

$$\exp(j \times \operatorname{Para0} \times [\operatorname{Vec0} - \operatorname{Vec1}/\operatorname{Para1}]) \tag{1}$$

This formula is realised by the ACU shown in Fig. 4, in which Para0 and Para1 are scalars, **Vec0** and **Vec1** are vectors.

First, the intermediate variables (Para0 and Para1) are calculated in advance by CPU based on the operational expressions and system inputs. Then, the vectors (**Vec0** and **Vec1**) required for phase compensation are directly generated or calculated in advance by CPU in accordance with a specific rule. Finally, the trigonometric functions are completed by pipeline operation of



Fig. 5 3D architecture of SDRAM chip for MMU



Fig. 6 Architecture of the reconfigurable missile-borne SAR imaging SoC



Fig. 7 Verification platform of the proposed SoC chip

CORDIC. The results are output to multiplicative modules shown in Fig. 2. In order to be more flexible, the internal computing units are all interlaced and interconnected, and the configuration bit Cfg of the switching points is configured timely by CPU, as shown in Fig. 4.

3.1.3 *MMU*: The data access efficiency and the matrix transpose efficiency of memory have great influence on the real-time performance of SAR imaging system, since node 1 and node 2 shown in Fig. 2 are all required to store a large number of data. In order to improve the memory access efficiency, a dedicated MMU is designed based on the characteristics of SAR imaging data flow.

As a commonly used external memory for SAR imaging system, the three-dimensional (3D) architecture of SDRAM chip is shown in Fig. 5 [19, 20]. The memory is distributed not only by row and column, but also divided into very small blocks. In order to make full use of the data bus cycles, data access is achieved through data interleaving pattern among sub-blocks. The MMU work mode can be configured through the SEL port in Fig. 5, selecting the sequential access operation required by node 1 or selecting the transposed operation required by node 2.

Processor	Point	Frequency,	Execution
	number, K	MHz	time, µs
MPSoC [22]	8	400	41.7
TS201 [23]	8	600	903
TMS320C6678 [24]	8	1250	38.3
The proposed SoC	8	100	82.7
	4	100	42.3
	2	100	21.4

3.2 Architecture of the reconfigurable missile-borne SAR imaging SoC

Based on the proposed reconfigurable IP cores, the architecture of the reconfigurable missile-borne SAR imaging SoC is shown in Fig. 6, including one CPU, two FFTs, one IFFT, six complex multipliers, six ACUs, two MMUs etc. For continuous images processing, this paper adopts two MMUs and two external SDRAM chips to realise ping-pong storage operation. Data transmission is accomplished by the high-speed serial circuits SERDES.

According to the processing flow shown in Fig. 2, the detailed working process of the SoC chip is as follows:

- i. Power on and initialise the chip, then configure the parameters through CPU to determine the function of the reconfigurable IP cores and the direction of the data flow.
- ii. Execute the range line pulse compression operation and the estimate motion compensation parameters at the same time.
- Reconfigure the system parameters and complete the second range line compensation operation according to the Doppler rate.
- Reconfigure the system parameters and complete the azimuth line deformation correction operation according to the Doppler centroid.
- v. Output SAR images.

In summary, the main data flow does not pass through the CPU to reduce the workload of CPU and improve the real-time performance of the system. Meanwhile, in order to save logic resources, a customised floating-point arithmetic unit with suitable precision and dynamic range has been used in the proposed SoC chip.

4 Board level verification

The proposed SoC chip has been taped out and verified successfully. The verification platform is shown in Fig. 7. Using 0.13 μ m CMOS process, the chip area is 13 mm × 13 mm. The size of each raw-echo frame is 8192 × 2048, and the size of each SAR-image frame is 4096 × 2048. Each data are 64-bit-wide. According to the SAR imaging system requirements, the interval between the input data per range line is not <145 μ s. Meanwhile, in order to evaluate the SAR image quality of the proposed SoC chip, this paper adopts commonly used spatial resolution, peak-side lobe ratio (PSLR), and integrated-side lobe ratio (ISLR) for point target, and radiometric resolution for distributed target [21].

As shown in Fig. 2, FFT and IFFT are the key modules which have a great impact on the real-time performance of the RD algorithm. Since the operation time of FFT and IFFT are almost the same, this paper compares the performance of different floatingpoint FFTs among the proposed SoC chip and several processors, as shown in Table 1. If working at the same frequency and with the same point number, the speed of the proposed reconfigurable FFT core is the fastest.

Table 2 shows the execution time for each step in Fig. 2. As shown in Fig. 2, step 1 and step 2 are performed in parallel, and step 2 requires pulse compression data from step 1, so the execution time of step 1 is a little bit smaller than step 2. At the same time, in addition to the complex multipliers shown in Fig. 6, other modules such as ACU and MMU are executed in parallel

Table 2 Execution time for each step

Step	Execution time, ms
range line pulse compression	296.9
parameters estimation	297
second range line compensation	86.7
Azimuth line deformation correction	87.8

Table 3 Performance of the proposed SoC

Frequency, MH	z Power consumption, W	Image processing time, ms/frame
200	8.95	235.8
100	4.98	471.5
50	2.64	943



Fig. 8 Single point target (256×256)





Fig. 9 *Effect drawing display for distributed target* (*a*) From Google earth, (*b*) From the proposed chip



Fig. 10 IRFs of the point target in both range-line and azimuth-line

with FFT and IFFT without additional image processing time. Thus, the total execution time for each frame is 471.5 ms, the execution time of step 1 is not taken into account.

Table 3 shows the power consumption and the image processing time per frame of the proposed SoC at different frequencies. The power consumption is 4.98 W and image processing time is 471.5 ms per frame when the operating frequency is 100 MHz. Meanwhile, higher frequency will lead to excessive power consumption, while lower frequency will affect the real-time performance of the SAR imaging system. Therefore, the proposed SoC chooses 100 MHz as its common working frequency.

In order to evaluate the SAR image quality, a point target shown in Fig. 8 and a distributed target shown in Fig. 9 are analysed here. The impulse response functions (IRF) of the point target in both range-line and azimuth-line are in the form of $|\operatorname{sinc}(x)|$ function in time domain [25], as shown in Fig. 10. The size of the analysed area is 256×256 , since the point target is located in a very small area. The corresponding evaluated results for image quantity are shown in Table 4, which means that all three parameters can meet the SAR imaging system requirements.

	PSLR, dB	ISLR, dB	Spatial resolution, m
range-line	-18.61	-16.41	2.5
Azimuth-line	-17.65	-13.76	3
system specification	≤−16	≤−13	5

For Fig. 9, the image displayed in Google earth which is on the left side and the real image obtained from the actual flight test of a cruise missile-borne SAR imaging system which is on the right side are analysed. The raw-echo data which size is 8192×2048 is sampling in the cruise phase of the cruise missile. The size of the SAR-image frame is 4096×2048 . Using the side-looking RD processing algorithm shown in Fig. 2 with the operating frequency is 100 MHz, the proposed SoC chip takes a time of 471.5 ms to complete an image processing, which is suitable for missile-borne SAR imaging system. Meanwhile, the corresponding radiometric resolution for the area shown in Fig. 9b is 2.83 dB, and it can be found from the output SAR image that the characteristics of each target in the image are obvious.

5 Conclusions

Integrating CPU, all kinds of interfaces and key IP cores on a single chip is in accordance with the development of missile technology. With lower power consumption and smaller scale compared with the traditional 'DSP+FPGA' platform, the proposed SoC chip can ensure the miniaturisation, low power consumption, and real-time performance of the SAR imaging SoC system. By designing several reconfigurable IP cores and configuring parameters through CPU, the FFT-based SAR imaging algorithms can be implemented flexibly. Besides, the testing results show that the speed of the proposed reconfigurable FFT core is the fastest compared with other processors, and the real image obtained from the actual flight test is very perfect. Furthermore, this design can be used as a universal SAR imaging SoC design method and will be widely used in the missile-borne SAR imaging system.

6 References

- Cumming, I.G., Wong, F.H.: 'Digital processing of synthetic aperture radar data algorithms and implementation' (Publishing House of Electronics [1] Industry Press, Beijing, China, 2012)
- Chen, B.X., Yang, M.L., Wang, Y., et al.: 'The applications and future of [2] synthetic impulse and aperture radar'. 2016 CIE Int. Conf. on Radar
- (RADAR), Guangzhou, China, 2016, pp. 1–5 (Chen, S., Yuan, Y., Zhang, S.N., *et al.*: 'A new imaging algorithm for forward-looking missile-borne bistatic SAR', *IEEE J. Sel. Top. Appl. Earth Observ. Remote Sens.*, 2016, **9**, (4), pp. 1543–1552 [3]
- Li, Y.C., Meng, Z.Q., Xing, M.D., *et al.*: 'Configuration study of missile-borne bistatic forward-looking SAR'. 2014 IEEE China Summit & Int. Conf. [4] on Signal and Information Processing (China SIP), Xi'an, China, 2014, pp. 184 - 188

- Chen, S., Yuan, Y., Zhang, S.N., et al.: 'A new chirp scaling algorithm for [5] highly squinted missile-borne SAR based on FrFT', IEEE J. Sel. Top. Appl. Garth Observ. Remote Sens., 2015, 8, (8), pp. 3977–3987 Qiu, Y.: 'Research on missile-borne synthetic aperture radar imaging'
- [6] (Xidian University Press, Xi'an, China, 2013)
- Shen, H.H., Wang, J., Yuan, C.Y., et al.: 'A novel crossbar scheduling for [7] multi-FPGA parallel SAR imaging system'. 2010 First Int. Conf. on Pervasive Computing, Signal Processing and Applications, Harbin, China, 2010, pp. 394-397
- Li, B.Y., Fang, L.L., Xie, Y.Z., et al.: 'An FPGA-accelerated Doppler [8] parameters estimation engine for real-time synthetic aperture radar imaging system'. 2017 4th Int. Conf. on Information Science and Control Engineering (ICISCE), Changsha, China, 2017, pp. 169-171
- [9] Suto, K., Sri Sumantyo, J.T., Koo, V.C., et al.: 'Development of SAR baseband signal processor using FPGA and onboard PC'. 2014 IEEE Geoscience and Remote Sensing Symp., Quebec City, QC, Canada, 2014, pp. 672–675 Xie, X.Y., Mohamed, A.A., Khaled, A.: 'Embedded synthetic aperture radar
- [10] imaging system on compact DSP platform'. 2017 Int. Conf. on Electrical and Computing Technologies and Applications (ICECTA), Ras Al Khaimah, UAE, 2017, pp. 1–4
- [11] Drozdowicz, J., Samczynski, P., Wielgo, M., et al.: 'The use of FPGA evaluation board as data acquisition and pre-processing system for synthetic aperture radar'. 2015 16th Int. Radar Symp. (IRS), Dresden, Germany, 2015, pp. 535-540
- Jia, G.W., Buchroithner, M.F., Chang, W.G., et al.: 'Fourier-based 2-D [12] imaging algorithm for circular synthetic aperture radar: analysis and application', IEEE J. Sel. Top. Appl. Earth Observ. Remote Sens., 2016, 9, (1), pp. 475-489
- [13] Sandamali, D., Andreas, P., Claire, M.W., et al.: 'GPU accelerated partitioned reconstruction algorithm for millimeter-wave 3D synthetic aperture radar (SAR) images'. 2017 IEEE MTT-S Int. Microwave Symp. (IMS), Honolulu, HI, USA, 2017, pp. 1983–1986
- Zhang, L., Wang, G.Y., Qiao, Z.J., et al.: 'Two-stage focusing algorithm for [14] highly squinted synthetic aperture radar imaging', IEEE Trans. Geosci. Remote Sens., 2017, 55, (10), pp. 5547-5562
- Bacci, A., Stagliano, D., Giusti, E., et al.: 'Compressive sensing for interferometric inverse synthetic aperture radar applications', *IET Radar* [15] Sonar Navig., 2016, 10, (8), pp. 1446-1457
- Tsai, Y.L., Tsai, P.Y., Lee, C.H., et al.: 'Design and implementation of multi-[16] mode block adaptive quantizer for synthetic aperture radar'. 2016 Int. SoC Design Conf. (ISOCC), Jeju, South Korea, 2016, pp. 33-34
- [17] Lee, Y.C., Koo, V.C., Chan, Y.K.: 'Design and development of FPGA-based FFT co-processor for synthetic aperture radar (SAR)'. 2017 Progress in Electromagnetics Research Symp. – Fall (PIERS – FALL), Singapore, 2017, pp. 1760-1766
- [18] Zhang, L., Hu, M., Wang, G.Y., et al.: 'Range-dependent map-drift algorithm for focusing UAV SAR imagery', IEEE Geosci. Remote Sens. Lett., 2016, 13, (8), pp. 1158-1162
- [19] Yuan, Y., Chen, L.: 'Research and implementation of matrix transpose based "on SMP system", Comput. Eng. Design, 2016, **37**, (10), pp. 2960–2964 "MT48LC8M32B2". Available at http://pdf1.alldatasheet.net/datasheet-pdf/
- [20] view/116939/MICRON/MT48LC8M32B2.html, accessed October 2004
- Lu, X., Sun, H.: 'Parameter assessment for SAR image quality evaluation system'. 2007 1st Asian and Pacific Conf. on Synthetic Aperture Radar, [21] Huangshan, 2007, pp. 58–60 Song, L.G., Hu, C.X., Qi, H.L.: 'Heterogeneous multi-core SoC architecture
- [22] exploration of SAR radar digital system', Microelectron. Technol., 2017, 43, (1), pp. 50-57
- [23] ADSP_TS201S'. Available at http://pdf1.alldatasheet.com/datasheet-pdf/ view/182970/AD/ADSP-TS201SABPZ060.html, accessed 2006
- [24] 'Tms320c6678'. Available at http://pdf1.alldatasheet.com/datasheet-pdf/view/ 405396/TI/TMS320C6678.html, accessed 2014
- [25] Cumming, I.G., Wong, F.H.: 'Digital processing of synthetic aperture radar data: algorithm and implementation' (Artech House, Inc., Norwood, MA, 2005)