Basic pipeline of DLX
Five stages: IF, ID, EX, MEM, WB
On each clock cycle an instruction is fetched and begins its five cycle execution.
Performance is up to five times that of a machine that is non-pipelined.
What do we need in the implementation of the data path to support pipelining?