Verilog Notes